References
- Gartner, "Forecast: PCs, Ultramobiles, and Mobile Phones, Worldwide, 2011-2018, 1Q14 Update", Gartner. Inc. Mar.(2014) from http://www.gartner.com/document/2685317
- International Data Corporation, "Worldwide Smart Connected Device Tracker", International Data Corporation (IDC). Inc. Mar.(2013) from http:// www.idc.com
- K. H. Kim, H. Lee, J. W. Jeong, J. H. Kim and S. H. Choa, "Numerical Analysis of Warpage and Stress for 4-layer Stacked FBGA Package", J. Microelectron. Packag. Soc., 19(2), 7 (2012).
- P. Sun, V. C. Leung, B. Xie, V. W. Ma and D. X. Shi, "Warpage Reduction of Package-on-Package (PoP) Module by Material Selection & Process Optimization", International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP), Shanghai, 1 (2008).
- Y. H. Cho, S. E. Kim and S. Kim, "Wafer Level Bonding Technology for 3D Stacked IC", J. Microelectron. Packag. Soc., 20(1), 7 (2013). https://doi.org/10.6117/kmeps.2013.20.1.007
- T. Hao, J. Nguyen, J. Zhang and I. Chien, "Warpage Study of a Package on Package Configuration", IEEE Components, International Symposium on High Density Packaging and Microsystem Integration (HDP), Shanghai, 1 (2007).
- N. Vijayaragavan, F. Carson and A. Mistry, "Package on Package Warpage - Impact on Surface Mount Yields and Board Level Reliability", Proc. 58th Electronic Components and Technology Conference (ECTC), Lake Buena Vista, 389, IEEE Components, Packaging and Manufacturing Technology Society (CPMT) (2008).
- C. G. Kim, H. S. Choi, M. S. Kim, and T. S. Kim, "Packaging Substrate Bending Prediction due to Residual Stress", J. Microelectron. Packag. Soc., 20(1), 21 (2013). https://doi.org/10.6117/kmeps.2013.20.1.021
- H. Eslampour, Y. C. Kim, S. W. Park, T. and W. Lee, "Low Cost Cu Column fcPoP Technology", Proc. 62nd Electronic Components and Technology Conference (ECTC), San Diego, 871, IEEE Components, Packaging and Manufacturing Technology Society (CPMT) (2012).
- J. Zhao, Y. Luo, Z. Huang and R. Ma, "Effects of Package Design on Top PoP Package Warpage", Proc. 58th Electronic Components and Technology Conference (ECTC), Lake Buena Vista, 1081, IEEE Components, Packaging and Manufacturing Technology Society (CPMT) (2008).
- C. H. Chien, Y. C. Chen, Y. T. Chio, T. Chen, C. C. Hsieh, J. J. Yan, W. Z Chen and Y. D. Wua, "Influences of the Moisture Absorption on PBGA Package's Warpage during IR Reflow Process", Microelectronics Reliability, 43, 131 (2003). https://doi.org/10.1016/S0026-2714(02)00283-4
- M. J. Yim, R. Strode, R. Adimula, J. J. Zhang and C. Yoo, "Ultra Thin Top Package using Compression Mold: Its Warpage Control", Proc. 61st Electronic Components and Technology Conference (ECTC), Lake Buena Vista, 1141, IEEE Components, Packaging and Manufacturing Technology Society (CPMT) (2011).
- H. Tang, J. Nguyen, J. Zhang and I. Chien, "Warpage Study of a Package on Package Configuration", International Symposium on High Density Packaging (HDP), Shanghai, 1 (2007).
- B. H. Lee, M. K. Kim and J. W. Joo, "Thermo-Mechanical Behavior of WB-PBGA Packages with Pb-Sn Solder and Lead-Free Solder Using Moire Interferometry", J. Microelectron. Packag. Soc., 17(3), 17 (2010).
- JEDEC Standard JESD22-B112A, "Package Warpage Measurement of Surface-Mount Integrated Circuits at Elevated Temperature", JEDEC Solid State Technology Association, Arlington (2009).
- S. Michaelides and S. K. Sitaraman, "Die Cracking and Reliable Die Design for Flip-Chip Assemblies", IEEE Transactions on Advanced Packaging, 22(4), 602 (1999). https://doi.org/10.1109/6040.803452
- Y. Sawada, K. Harada and H. Fujioka, "Study of Package Warp Behavior for High-Performance Flip-Chip BGA", Microelectronics Reliability, 43(3), 465 (2003). https://doi.org/10.1016/S0026-2714(02)00294-9
- J. Kim, S. Lee, J. Lee, S. Jung and C. Ryu, "Warpage Issues and Assembly Challenges Using Coreless Package", IPC APEX EXPO, (2012).
- N. Boyard, A. Millischer, V. Sobotka, J. Bailleul and D. Delaunay, "Behaviour of a Moulded Composite Part: Modelling of Dilatometric Curve (Constant Pressure) or Pressure (Constant Volume) with Temperature and Conversion Degree Gradients", Composites Science and Technology 67(6), 943 (2007). https://doi.org/10.1016/j.compscitech.2006.07.004
- S. Y. Yang, Y. Jeon, S. Lee and K. Paik, "Solder Reflow Process Induced Residual Warpage Measurement and Its Influence on Reliability of Flip-Chip Electronic Packages", Microelectronics and Reliability 46(2-4), 512 (2006). https://doi.org/10.1016/j.microrel.2005.06.007
- M. J. Yim, R. Strode, R. Adimula and C. Yoo, "Effects of Material Properties on PoP Top Package Warpage Behaviors", Proc. 60th Electronic Components and Technology Conference (ECTC), Las Vegas, 1071, IEEE Components, Packaging and Manufacturing Technology Society (CPMT) (2010).
- K. Ishibashi, "PoP (Package-on-Package) Stacking Yield Loss Study", Proc. 57th Electronic Components and Technology Conference (ECTC), Reno NV, 1403 (2007).
- W. Y. Kong, J. K. Kim and M. F. Yuen, "Warpage in Plastic Packages: Effects of Process Conditions, Geometry and Materials", IEEE Transitions on Electronics Packaging Manufacturing, 26(3), 245 (2003). https://doi.org/10.1109/TEPM.2003.820806
Cited by
- Warpage Analysis for Top and Bottom Packages of Package-on-Package Processed with Thin Substrates vol.22, pp.2, 2015, https://doi.org/10.6117/kmeps.2015.22.2.061
- Reliability Characteristics of a Package-on-Package with Temperature/Humidity Test, Temperature Cycling Test, and High Temperature Storage Test vol.23, pp.3, 2016, https://doi.org/10.6117/kmeps.2016.23.3.043
- Solid Epoxy를 이용한 패키지 및 솔더 크랙 신뢰성 확보를 위한 실험 및 수치해석 연구 vol.27, pp.1, 2014, https://doi.org/10.6117/kmeps.2020.27.1.0055