References
- P. K. Hanumolu, M. Brownlee, K. Mayaram and U.-K. Moon, "Analysis of Charge-Pump Phase-Locked Loops," IEEE transactions on circuits and systems Fundamental theory and applications, Vol. 51, no. 9, pp. 1665-1674, Sep 2004. https://doi.org/10.1109/TCSI.2004.834516
- J. Craninckx and M. Steyaert, "A fully integrated CMOS DCS-1800 frequency synthesizer," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2054-2065, Dec. 1998. https://doi.org/10.1109/4.735547
- Y. Koo, H. Huh, Y. Cho, J. Lee, J. Park, D. Jeong, and W. Kim, "A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS-and cellualr-CDMA wireless systems," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 536-542, May 2002. https://doi.org/10.1109/4.997845
- B. Catli, A. Nazemi, T. Ali, S. Fallahi, Y. Liu, J. Kim, M. Abdul-Latif, M. R. Ahmadi, H. Maarefi, A. Momtaz, and N. Kocaman, "A 2sub-200 fs RMS jitter capacotor multiplier loop filter-based PLL in 28 nm CMOS for high-speed serial communication applications," in CICC, 2013, pp. 1-4.
-
J. Kim, J. Kim, B. Lee, N. Kim, D. Jeong, and W. Kim, "A 20-GHz phase-locked loop for 40-Gb/s serializing transmitter in 0.13-
${\mu}m$ CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 899-908, Apr. 2006. https://doi.org/10.1109/JSSC.2006.870766 - Youn-Gui Song, Young-Shig Choi and Ji-Goo Ryu, "A phase locked loop with resistance and capacitance scaling scheme," IEEK SD, vol. 46, no. 4, pp. 37-44, April 2009.
- L. Liu, T. Sakurai, and M. Takamiya, "A charge-domain auto- and cross-corrrelation based data synchronization schme with power-and area-efficient PLL for impulse radio UWB receiver," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1349-1359, June. 2011. https://doi.org/10.1109/JSSC.2011.2128210
- Y. Song and Z. Ignjatovic, "A high-performance OLL with a low-power active switchedcapacitor loop filter," IEEE Trans. Circuits and Systems-II, vol. 58, no. 9, pp. 555-559, Sept. 2011. https://doi.org/10.1109/TCSII.2011.2158754
- I.-C. Hwang, "Area efficient and self-biased capacitor multiplier for on-chip loop filter," Electronics Lett. vol. 42, no. 24, pp. 1392-1393, Nov. 2006. https://doi.org/10.1049/el:20062486
- J. Choi, J. Park W. Kim K. Lim, and J. Laskar, "Hihg multiplication factor capacitor multiplier for an on-chip PLL loop filter," Electronics Lett. vol. 45, no. 5, pp. 239-240, Feb. 2009. https://doi.org/10.1049/el:20092874
- K. Shu, E. Sanchez-Sinencio, J. Silva-Martinez, and S. H. K. Embabi, "A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacotance multiplier," IEEE J. Solid-State Circuits, vol. 358, no. 6, pp. 866-874, June 2003.
- S-R. Han, C-N. Chuang, and S-I. Liu, "A time-constant calibrated phase-locked loop with a fast-locked time," IEEE Trans. Circuits and Systems-II, vol. 54, no. 1, pp. 34-38, Jan. 2007. https://doi.org/10.1109/TCSII.2006.883826