Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Low-N Phase Locked Loop Clock Generator with Delay-Variance Voltage Converter and Frequency Multiplier

낮은 분주비의 위상고정루프에 주파수 체배기와 지연변화-전압 변환기를 사용한 클럭 발생기

  • Choi, Young-Shig (Department of Electronic Engineering, Pukyong National University)
  • 최영식 (부경대학교 전자공학과)
  • Received : 2013.11.28
  • Accepted : 2014.05.23
  • Published : 2014.06.25
Download PDF
⟨ Previous Next ⟩

Abstract

A low-N phase-locked loop clock generator with frequency multiplier is proposed to improve phase noise characteristic. Delay-variance voltage converter (DVVC) generates output voltages according to the delay variance of delay stages in voltage controlled oscillator. The output voltages of average circuit with the output voltages of DVVC are applied to the delay stages in VCO to reduce jitter. The HSPICE simulation of the proposed phase-locked loop clock generator with a $0.18{\mu}m$ CMOS process shows an 11.3 ps of peak-to-peak jitter.

본 논문에서는 낮은 분주비의 분주기를 갖는 위상고정루프에 주파수 체배기를 이용하여 잡음 특성을 개선한 위상고정루프 클럭 발생기를 제안하였다. 전압제어발진기에서 각 지연단의 지연 정도를 지연변화-전압 변환기를 이용하여 전압의 형태로 출력한다. 평균값 검출기를 이용하여 지연변화-전압 변환기 출력 전압의 평균값을 만들어 지연단의 위상 흔들림을 제어하는 전압으로 인가하여 지터를 줄일 수 있다. 제안된 클럭 발생기는 1.8V $0.18{\mu}m$ CMOS 공정을 이용하여 시뮬레이션은 출력 신호의 peak-to-peak 지터값은 11.3 ps이었다.

Keywords

References

  1. G. Chien and P. R. Gray, "A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1996-1999, Dec. 2000. https://doi.org/10.1109/4.890315
  2. C. Kim, I. C. Hwang and S. M. Kang, "A low-power small-area 7.28 ps jitter 1 GHz DLL-based clock generator," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1414-1420, Nov. 2002. https://doi.org/10.1109/JSSC.2002.803936
  3. K. J. Hsiao and T. C. Lee, "An 8-GHz to 10-GHz distributed DLL for multiphase clock generation," IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2478-2487, Sept. 2009. https://doi.org/10.1109/JSSC.2009.2024804
  4. J. H. Nam and Young-Shig Choi, "A clock generator with jitter suppressed delay locked loop," IEEK SD, vol. 49, no. 7, pp. 17-22, July 2012.
  5. J. Choi, S. Kim, W. Kim K. Kim K. Lim, and J. Laskar, "A low power and wide range programmable clock generator with a high multiplication factor," IEEE Trans., VLSI Systems, vol. 19, no. 4, pp. 701-705, Apr. 2011. https://doi.org/10.1109/TVLSI.2009.2036433
  6. K. Ryu, D. Jung, and S. Jung, " A DLL with dual edge triggered phase detector for fast lock and low jitter clock generator" IEEE Trans. Circuits and Systems II, vol. 59, no. 9, pp. 1860-1870, Sept. 2012. https://doi.org/10.1109/TCSI.2011.2180453
  7. S. Hwang, K. Kim, J. Kim, S. Kim, and C. Kim, "A self-calibrated DLL-based clock generator for an energy-aware EISC processor," IEEE Trans., VLSI Systems, vol. 21, no. 3, pp. 575-579, Mar. 2013. https://doi.org/10.1109/TVLSI.2012.2188656
  8. Floyd M. Gardner, "Charge-Pump Phase-Lock Loop", IEEE J. Tran, on Communications, vol. COM-28, no, 11, pp. 1849-1858, Nov. 1980.
  9. Kyoohyun Lim, Chan-Hong Park, Dal-Soo Kim and Beomsup Kim, "A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 807-815, June. 2000. https://doi.org/10.1109/4.845184
  10. K. J. Wang, and I. Galton, "A discrete-time model for the design of type-II PLLs with passive sample loop filters," IEEE Trans. Circuits and Systems-I, vol. 58, no. 2, Feb. 2011.
  11. M. M. Elsayed, M. Abdul-Latif, E. Sanchez-Sinecio, "A spur-frequency-boosting PLL with a -74 dBc reference-spur suppression in 90 nm digital CMOS," IEEE J. Solid-State Circuits, vol. 48, no. 9, pp. 2104-2117, Sept. 2013. https://doi.org/10.1109/JSSC.2013.2266865
  12. Y-S Choi, J-D Oh, H-H Choi, "A phase-locked loop with a self-noise suppressing voltage controlled oscillator," IEEK-TC, vol. 47, no. 8. pp. 47-52, Aug. 2010.