참고문헌
- Z. Liu and V. Kursun, "Robust dynamic node low voltage swing domino logic with multiple threshold voltages," International Symposium on ISQED, pp. 30-36, San Jose, USA, March 2006.
- R. Mader and I. Kourtev, "Reduced dynamic swing domino logic," Great Lakes Symposium on VLSI, pp. 33-36, Washington, USA, April 2003.
- S. M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design (3rd. edition), McGraw Hill, 2003.
- F. Tang, A. Bermak and Z. Gu, "Low power dynamic logic circuit design using a pseudo dynamic buffer," Integration, the VLSI journal, vol. 45, no. 4, pp. 395-404, September 2012. https://doi.org/10.1016/j.vlsi.2011.08.003
- I. Hassoune, F. Mace, D. Flandre, and J. D. Legat, "Dynamic differential self-timed logic families for robust and low-power security ICs," Integration, the VLSI journal, vol. 40, no. 3, pp. 355-364, Apr. 2007. https://doi.org/10.1016/j.vlsi.2006.04.001
- A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1992. https://doi.org/10.1109/4.126534
- A. Rjoub and O. Koufopavlou, "Low-power domino logic multiplier using low-swing technique," in Proc. IEEE Int. Conf. Electronics, Circuits and Systems, vol. 2, pp. 45-48, Lisboa, Portugal, Sept. 1998.
- E. D. Kyriakis-Bitzaros and S. S. Nikolaidis, "Design of low power CMOS drivers based on charge recycling," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 3, pp. 1924-1927, Hong Kong, Jun. 1997.
- A. Rjoub and O. Koufopavlou, "Low-swing/low power driver architecture," in Proc. IEEE Int. Conf. Electronics, Circuits and Systems, vol. 2, pp. 639-642, Pafos, Paphos, Cyprus, Sep. 1999.
- S. M. Kang, "Accurate simulation of power dissipation in VLSI circuits," IEEE J. Solid State Circuits, vol. SC-21, no. 5, pp. 889-891, Oct. 1986. https://doi.org/10.1109/JSSC.1986.1052622
- Sung-Hyun Yang, Doo-Hwan Kim, KyoungRok Cho, "A Small Swing Domino Logic for Low Power Consumption," Journal of the Institute of Electronics Engineers of Korea, vol. SC-41, no. 6, Nov. 2004.
- Martins, J. Baptista, R. Reis, and J. Monteiro. "Capacitance and Power Modeling at Logic-Level," International Conference On clup Design Aulomtion, pp. 203-210, Bedding, China. Aug. 2000.