Browse > Article
http://dx.doi.org/10.5573/ieie.2014.51.4.042

A New Small-Swing Domino Logic based on Twisted Diode Connections  

Ahn, Sang-Yun (College of Electrical and Computer Engineering, Chungbuk National University)
Kim, Seok-Man (College of Electrical and Computer Engineering, Chungbuk National University)
Jang, Young-Jo (School of Information Technology Engineering, Korea University of Technology and Education)
Cho, Kyoungrok (College of Electrical and Computer Engineering, Chungbuk National University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.51, no.4, 2014 , pp. 42-48 More about this Journal
Abstract
In this paper, we propose a new small swing domino logic that reduces the swing amplitude by using twist-connected PMOS and NMOS transistors. The output swing range of the proposed circuit is adjusted by the size of the twist-connected transistors and the load capacitance. The designed RCA with the proposed circuit technique shows reduction of the power consumption by 37% and PDP performance by 43% compared with the domino CMOS logic.
Keywords
domino logic; low-power; small-swing circuit;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Z. Liu and V. Kursun, "Robust dynamic node low voltage swing domino logic with multiple threshold voltages," International Symposium on ISQED, pp. 30-36, San Jose, USA, March 2006.
2 R. Mader and I. Kourtev, "Reduced dynamic swing domino logic," Great Lakes Symposium on VLSI, pp. 33-36, Washington, USA, April 2003.
3 I. Hassoune, F. Mace, D. Flandre, and J. D. Legat, "Dynamic differential self-timed logic families for robust and low-power security ICs," Integration, the VLSI journal, vol. 40, no. 3, pp. 355-364, Apr. 2007.   DOI   ScienceOn
4 S. M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design (3rd. edition), McGraw Hill, 2003.
5 A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1992.   DOI   ScienceOn
6 A. Rjoub and O. Koufopavlou, "Low-power domino logic multiplier using low-swing technique," in Proc. IEEE Int. Conf. Electronics, Circuits and Systems, vol. 2, pp. 45-48, Lisboa, Portugal, Sept. 1998.
7 E. D. Kyriakis-Bitzaros and S. S. Nikolaidis, "Design of low power CMOS drivers based on charge recycling," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 3, pp. 1924-1927, Hong Kong, Jun. 1997.
8 A. Rjoub and O. Koufopavlou, "Low-swing/low power driver architecture," in Proc. IEEE Int. Conf. Electronics, Circuits and Systems, vol. 2, pp. 639-642, Pafos, Paphos, Cyprus, Sep. 1999.
9 Sung-Hyun Yang, Doo-Hwan Kim, KyoungRok Cho, "A Small Swing Domino Logic for Low Power Consumption," Journal of the Institute of Electronics Engineers of Korea, vol. SC-41, no. 6, Nov. 2004.   과학기술학회마을
10 S. M. Kang, "Accurate simulation of power dissipation in VLSI circuits," IEEE J. Solid State Circuits, vol. SC-21, no. 5, pp. 889-891, Oct. 1986.   DOI
11 Martins, J. Baptista, R. Reis, and J. Monteiro. "Capacitance and Power Modeling at Logic-Level," International Conference On clup Design Aulomtion, pp. 203-210, Bedding, China. Aug. 2000.
12 F. Tang, A. Bermak and Z. Gu, "Low power dynamic logic circuit design using a pseudo dynamic buffer," Integration, the VLSI journal, vol. 45, no. 4, pp. 395-404, September 2012.   DOI   ScienceOn