Journal of Power Electronics

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

Design and Implementation of a New Multilevel DC-Link Three-phase Inverter

  • Masaoud, Ammar (Department of Electrical Eng., University of Malaya) ;
  • Ping, Hew Wooi (UM Power Energy Dedicated Advanced Center (UMPEDAC), University of Malaya) ;
  • Mekhilef, Saad (Power Electronics and Renewable Energy Research Lab. (PEARL), University of Malaya) ;
  • Taallah, Ayoub (Power Electronics and Renewable Energy Research Lab. (PEARL), University of Malaya) ;
  • Belkamel, Hamza (Power Electronics and Renewable Energy Research Lab. (PEARL), University of Malaya)
  • Received : 2013.05.23
  • Accepted : 2013.11.07
  • Published : 2014.03.20
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a new configuration for a three-phase multilevel voltage source inverter. The main bridge is built from a classical three-phase two-level inverter and three bidirectional switches. A variable DC-link employing two unequal DC voltage supplies and four switches is connected to the main circuit in such a way that the proposed inverter produces four levels in the output voltage waveform. In order to obtain the desired switching gate signals, the fundamental frequency staircase modulation technique is successfully implemented. Furthermore, the proposed structure is extended and compared with other types of multilevel inverter topologies. The comparison shows that the proposed inverter requires a smaller number of power components. For a given number of voltage steps N, the proposed inverter requires N/2 DC voltage supplies and N+12 switches connected with N+7 gate driver circuits, while diode clamped or flying capacitor inverters require N-1 DC voltage supplies and 6(N-1) switches connected with 6(N-1) gate driver circuits. A prototype of the introduced configuration has been manufactured and the obtained simulation and experimental results ensure the feasibility of the proposed topology and the validity of the implemented modulation technique.

Keywords

References

  1. I. Colak, E. Kabalci, and R. Bayindir, "Review of multilevel voltage source inverter topologies and control schemes," Energy Conversion and Management, Vol. 52, No. 2, pp. 1114-1128, Feb. 2011. https://doi.org/10.1016/j.enconman.2010.09.006
  2. J. Rodriguez, L. Jih-Sheng, and P. Fang Zheng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Appl., Vol. 49, No. 4, pp. 724-738, Nov. 2002.
  3. L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., Vol. 2, No. 2, pp. 28-39, Jun. 2008. https://doi.org/10.1109/MIE.2008.923519
  4. I. Abdalla, J. Corda, and L. Zhang, "Multilevel DC-Link inverter and control algorithm to overcome the PV partial shading," IEEE Trans Power Electron., Vol. 28, No. 1, pp. 14-18, Jan. 2013. https://doi.org/10.1109/TPEL.2012.2209460
  5. S. Gui-Jia, "Multilevel DC-link inverter," IEEE Trans. Ind. Appl., Vol. 41, No. 3, pp. 848-754, May/Jun. 2005. https://doi.org/10.1109/TIA.2005.847306
  6. J. Rodriguez, S. Bemet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped Inverters," IEEE Trans. Ind. Electron, Vol. 57, No. 7, pp. 2219-2230, Jul. 2010. https://doi.org/10.1109/TIE.2009.2032430
  7. L. Delmas, G. Gateas, T. A. Meynard, and H. Foch, "Stacked multicell converter (SMC): Control and natural balancing," in PESC IEEE 33rd Annual, Vol. 2, pp. 689-694, 2002.
  8. P. F. Zheng, "A generalized multilevel inverter topology with self voltage balancing" IEEE Trans. Ind Appl., Vol. 37, No. 2, pp. 611-618, Mar./Apr. 2001. https://doi.org/10.1109/28.913728
  9. B. Thomas and B. Steffen, "The active NPC converter for medium-voltage applications," in Industry Applications Conference, Fourtieth IAS Annual Meeting, Vol. 1, pp. 84-91, 2005.
  10. E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," Energy Convers. Manage., Vol. 50, No. 11, pp. 2761-2767, Nov. 2009. https://doi.org/10.1016/j.enconman.2009.06.032
  11. H. Belkamel, S. Mekhilef, A. Masaoud, and M. Abdel Naiem,"Novel three-phase asymmetrical cascadedmultile vel voltage source inverter," IET Power Electronics, Vol. 6, pp. 1696-1706, Sep. 2013. https://doi.org/10.1049/iet-pel.2012.0508
  12. J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications," IEEE Trans Power Electron., Vol. 26, No. 11, pp. 3109-3118, Nov. 2011. https://doi.org/10.1109/TPEL.2011.2148177
  13. M. K. Menshawi and S. Mekhilef, "Multistage inverters control using surface hysteresis comparators," Journal of Power Electronics, Vol. 13, No. 1, pp. 59-69 Jan. 2013. https://doi.org/10.6113/JPE.2013.13.1.59
  14. M. K. Menshawi, M. N. A. Kadir and S. Mekhilef, "Voltage vector approximation control of multistage-multilevel inverter using simplified logic implementation," IEEE Trans.Ind informat., Vol. 9, No. 4, pp. 2052-2062, Nov. 2013. https://doi.org/10.1109/TII.2012.2235072
  15. M. N. A. Kadir, S. Mekhilef, and H. W. Ping "Voltage vector control of a hybrid three-stage 18-level inverter by vector decomposition," IET Power Electronics, Vol. 3, No. 4, pp. 601-611, Jul. 2010. https://doi.org/10.1049/iet-pel.2009.0085
  16. M. N. A. Kadir, S. Mekhilef, and H. W. Ping "Dual vector control strategy for a three-stage hybrid cascaded multilevel Inverter," Journal of Power Electronics, Vol. 10, No. 2, pp. 155-164, Mar. 2010. https://doi.org/10.6113/JPE.2010.10.2.155
  17. Y. Hinago and H. Koizumi, "A single phase multilevel inverter using switched series/parallel DC voltage sources," in Energy Conversion Congress and Exposition, ECCE 2009. IEEE, pp. 1962-1967, 2009.
  18. S. Mekhilef, and A. Masaoud, "Xilinx FPGA based multilevel PWM single phase inverter," in IEEE International Conference on Industrial Technology, ICIT 2006, pp. 259-264, 2006.
  19. H. W. Ping, N. A. Rahim, and J. Jamaludin, "New three-phase multilevel inverter with shared power switches," Journal of Power Electronics, Vol. 13, No. 5, pp. 787-797, Sep. 2013. https://doi.org/10.6113/JPE.2013.13.5.787
  20. E. Babaei, "A Cascade multilevel converter topology with reduced number of switches," IEEE Trans. Power Electron., Vol. 23, No. 6, pp. 2657-2664, Nov. 2008. https://doi.org/10.1109/TPEL.2008.2005192
  21. C. Klumpner, and F. Blaabjerg, "Using reverse-blocking IGBTs in power converters for adjustable-speed drives," IEEE Trans. Ind. Appl., Vol. 42, No. 3, pp. 807-816, May/Jun. 2006. https://doi.org/10.1109/TIA.2006.872956
  22. M.E.Ahmed and S.Mekhilef, "Design and implementation of a multilevel three-phase inverter with less switches and low output voltage distortion," Journal of Power Electronics, Vol. 9, No. 4, pp. 594-604, Jul. 2009.

Cited by

  1. A simplified structure for three-phase 4-level inverter employing fundamental frequency switching technique 2017, https://doi.org/10.1049/iet-pel.2017.0123
  2. Proposed new N-multilevel family of topologies for T-type inverter vol.14, pp.15, 2017, https://doi.org/10.1587/elex.14.20170342
  3. A Four-Level T-Type Neutral Point Piloted Inverter for Solar Energy Applications vol.11, pp.6, 2018, https://doi.org/10.3390/en11061546