마이크로전자및패키징학회지 (Journal of the Microelectronics and Packaging Society)

  • 제21권4호
  • /
  • Pages.117-123
  • /
  • 2014
  • /
  • 1226-9360(pISSN)
  • /
  • 2287-7525(eISSN)
한국마이크로전자및패키징학회 (The Korean Microelectronics and Packaging Society)
권호 표지
DOI QR코드

DOI QR Code

열린 비아 Hole의 전기도금 Filling을 이용한 Cu 관통비아 형성공정

Cu Through-Via Formation using Open Via-hole Filling with Electrodeposition

  • 투고 : 2014.12.19
  • 심사 : 2014.12.29
  • 발행 : 2014.12.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

써멀비아나 수직 배선으로 사용하기 위한 Cu 관통비아를 열린 비아 hole의 top-down filling 도금공정과 bottom-up filling 도금공정으로 형성 후 미세구조를 관찰하였다. 직류도금전류를 인가하면서 열린 비아 홀 내를 top-down filling 도금하거나 bottom-up filling 도금함으로써 내부기공이 없는 건전한 Cu 관통비아를 형성하는 것이 가능하였다. 열린 비아 홀의 top-down filling 공정에서는 Cu filling 도금 후 시편의 윗면과 밑면에서 과도금된 Cu 층을 제거하기 위한 chemical-mechanical polishing(CMP) 공정이 요구되는데 비해, 열린 비아 홀의 bottom-up filling 공정에서는 과도금된 Cu층을 제거하기 위한 CMP 공정이 시편 윗면에서만 요구되는 장점이 있었다.

Cu through-vias, which can be used as thermal vias or vertical interconnects, were formed using bottom-up electrodeposition filling as well as top-down electrodeposition filling into open via-holes and their microstructures were observed. Solid Cu through-vias without voids could be successfully formed by bottom-up filling as well as top-down filling with direct-current electrodeposition. While chemical-mechanical polishing (CMP) to remove the overplated Cu layer was needed on both top and bottom surfaces of the specimen processed by top-down filling method, the bottomup process has an advantage that such CMP was necessary only on the top surface of the sample.

키워드

참고문헌

  1. Wikipedia, Wikipedia Foundation. lnc. Aug.(2014) from http://en.wikipedia.org/wiki/Moore's_law
  2. C. G. Hwang, "Semiconductor Memories for IT", Proc. 2002 IEEE International Solid-State Circuits Conference - Visuals Supplement 2002 to the Digest of Technical Papers, IEEE Components, Packaging and Manufacturing Technology Society (CPMT), San Francisco, 12 (2002).
  3. Y. A. Cengel, "Introduction To Thermodynamics and Heat Transfer, Vol. II Heat Transfer", McGraw-Hill Co., Boston, 758 (2001).
  4. M. Park, S. Kim and S. E. Kim, "TSV Liquid Cooling System for 3D Integrated Circuits", J. Microelectron. Packag. Soc., 20(3), 1 (2013). https://doi.org/10.6117/kmeps.2013.20.3.001
  5. T. Y. Chiang, K. Banerjee, and K. C. Saraswat, "Effect of Via Separation and Low-k Dielectric Materials on the Thermal Characteristics of Cu Interconnects", Proc. International Electron Devices Meeting (IEDM) 2000, San Francisco, 261 (2000).
  6. B. K. Yu, M. Y. Kim and T. S. Oh, "Anisotropic Wet-Etching Process of Si Substrate for Formation of Thermal Vias in High-Power LED Packages", J. Microelectron. Packag. Soc., 19(4), 51 (2012). https://doi.org/10.6117/kmeps.2012.19.4.051
  7. S. Chan and J. S. Jang, "Accelerated Degradation Stress of High Power Phosphor Converted LED Package", J. Microelectron. Packag. Soc., 17(4), 19 (2010).
  8. A. Rahman and R. Rief, "Thermal Analysis of Three-dimensional (3-D) Integrated Circuits (ICs)", Proc. International Interconnect Technology Conference, Burlingame, 157 (2001).
  9. T. Y. Chiang, S. J. Souri, C. O. Chui and K. C. Saraswat, "Thermal Analysis of Heterogeneous 3-D ICs with Various Integration Scenarios", Proc. International Electron Devices Meeting (IEDM) 2000, Washington DC, 681 (2001).
  10. S. Lee, T. F. Lemczyk and M. M. Yovanovich, "Analysis of High Density Interconnect Technology", Proc. 8th SEMI-THERM Symposium, Austin, 55 (1992).
  11. K. Y. Lee, T. S. Oh, J. H. Lee and T. S. Oh, "Electrical Characteristics of the Three-Dimensional Interconnection Structure for the Chip Stack Package with Cu through Vias", J. Electron. Mater., 36(2) 123 (2007). https://doi.org/10.1007/s11664-006-0020-5
  12. I. H. Jeong, S. H. Kee and J. P. Jung, "A Study on Electrical Characteristics and Thermal Shock Property of TSV for 3-Dimensional Packaging", J. Microelectron. Packag. Soc., 21(2), 23 (2014). https://doi.org/10.6117/kmeps.2014.21.2.023
  13. T. Jeong, K. H. Kim, S. J. Lee, S. H. Lee, S. R. Jeon, S. H. Lim, J. H. Baek and J. K. Lee, "Aluminum Nitride Ceramic Substrates-Bonded Vertical Light-Emitting Diodes", IEEE Photonics Technol. Lett., 21(13), 890 (2009). https://doi.org/10.1109/LPT.2009.2020061
  14. S. H. Park, T. S. Oh, Y. S. Eum and J. T. Moon, "Interconnection Processes Using Cu Vias for MEMS Sensor Packages", J. Microelectron. Packag. Soc., 14(4), 63 (2007).
  15. K. Y. Lee and T. S. Oh, "Cu Via-Filling Characteristics with Rotating-Speed Variation of the Rotating Disc Electrode for Chip-stack-package Applications", J. Microelectron. Packag. Soc., 14(3), 65 (2007).
  16. C. Ryu, J. Park, J. S. Pak, K. Y. Lee, T. S. Oh and J. Kim, "Suppression of Power/Ground Inductive Impedance and Simultaneous Switching Noise Using Silicon Through-Via in a 3-D Stacked Chip Package", IEEE Microwave Wireless Comp. Lett., 17(12), 855 (2007). https://doi.org/10.1109/LMWC.2007.910485
  17. Y. K. Jee, J. Yu, K. W. Park and T. S. Oh, "Zinc and Tin-Zinc Via-Filling for the Formation of Through-Silicon Vias in a System-in-Package", J. Electron. Mater., 38(5) 685 (2009). https://doi.org/10.1007/s11664-008-0646-6
  18. M. Y. Kim, T. S. Oh and T. S. Oh, "Formation of Sn Through-Silicon-Via and Its Interconnection Process for Chip Stack Packages", Kor. J. Met. Mater., 48(6), 557 (2010).
  19. M. Y. Kim, S. K. Kim and T. S. Oh, "Formation of Through-Silicon-Vias Using Pressure Infiltration of Molten Tin", Mater. Trans., 53(10), 1810 (2012). https://doi.org/10.2320/matertrans.M2012158
  20. J. Y. Choi and T. S. Oh, "Flip Chip Process by Using the Cu-Sn-Cu Sandwich Joint Structure of the Cu Pillar Bumps", J. Microelectron. Packag. Soc., 16(4), 9 (2009).
  21. J. Y. Choi, M. Y. Kim, S. K. Lim and T. S. Oh, "Flip Chip Process for RF Packages Using Joint Structures of Cu and Sn Bumps", J. Microelectron. Packag. Soc., 16(4), 67 (2009).