참고문헌
- Jin Cai, Mahender Kumar, Michael Steigenvalt, Herbert Ho, Kathryn Schonenberg, Kenneth Stein, Huajie Chen, Keith Jenkins, Qiqing Ouyang, Philip Oldiges, and Tak Ning, "Vertical SiGe-base Bipolar Transistors on CMOS-Compatible SOI Substrate," Bipolar/BiCMOS Circuits and Technology Meeting 2003, pp. 215-218.
- Tianbing Chen, Marco Bellini, Enhai Zhao, Jonathan P Comeau, Akil K Sutton, Curtis M. Grens, John D. Cressler, Jin Cai, Tak H. Ning, "Substrate Bias Effects in Vertical SiGe HBTs Fabricated on CMOS-Compatible Thin Film SOI," Bipolar.BiCMOS circuits and technology meeting 2005, pp. 256-259.
- Prasanna Kumar Misra and S. Qureshi, "Speed enhancement of npn SiGe HBT on thin film SOI and thin BOX using 0V-3V body bias" IEEE TENCON 2011, pp. 797-801.
- Mateusz Teodorowski, Witold A. Pleskacz, Tony Takeshian and Tomasz Pomorski, " Programmable Gain Amplifier for 13.56 MHz Radio Receiver in CMOS 90 nm Technology," MIXDES 2012, pp. 564-569.
- Xavier Trulls, Diego Mateo, and Adria Bo ll, "A High Dynamic-Range RF Programmable-Gain Front End for G.hn RF-Coax in 65-nm CMOS," IEEE Transactions on Microwave Theory and Techniques, Vol. 60, No. 10, pp. 3243-3253, October 2012. https://doi.org/10.1109/TMTT.2012.2207913
- Gregory Avenier, Pascal Chevalier, Benoit Vandelle, Damien Lenoble, Fabienne Saguin, Sebastien Fregonese, Thomas Zimmer, and Alain Chantre, "Investigation of fully- and partiallydepleted self-aligned SiGeC HBTs on thin film SOI," Proceedings of ESSDERC, Grenoble, France, 2005, pp. 133-136.
- Sentaurus process user guide, Version G-2012.06, June 2012.
- Sentaurus device user guide, Version G-2012.06, June 2012.
- Prasanna Kumar Misra and S. Qureshi, "A Technique to Improve the Performance of an NPN HBT on thin film SOI," IEEE Journal of the Electron Devices Society, vol.1, Issue 4, April 2013, pp. 92-98. https://doi.org/10.1109/JEDS.2013.2253597
- Behzad Razavi, Ran-Hong Yan, and Kwing F. Lee, "Impact of Distributed gate resistance on the performance of MOS devices", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Volume 41, Issue 11, pp.750-754, November 1994. https://doi.org/10.1109/81.331530
- Alvin J. Joseph, John D. Cressler, David M. Richey, and Guofu Niu, "Optimization of SiGe HBT's for Operation at High Current Densities," IEEE Transactions On Electron Devices, Vol. 46, No. 7, July 1999, pp. 1347-1354. https://doi.org/10.1109/16.772475
- Prasanna Kumar Misra and S. Qureshi, "Epilayer Optimization of NPN SiGe HBT with n+ Buried Layer Compatible With Fully Depleted SOI CMOS Technology," Journal of Semiconductor Technology and Science, Vol.14, No.3,June, 2014, pp. 274-283. https://doi.org/10.5573/JSTS.2014.14.3.274
- MEDICI user guide, Version C-2009.06, June 2009.
- Alain Chantre, Gregory Avenier, Pascal Chevalier, Benoit Vandelle, Fabienne Saguin, Cristell Maneux, Didier Dutartre and Thomas Zimmer, "SiGe HBT design for CMOS compatible SOI," International SiGe Technology and Device Meeting, 2006, pp. 1-2.
- Tak H. Ning, and Jin Cai, "On the Performance and Scaling of Symmetric Lateral Bipolar Transistors on SOI," IEEE JOURNAL OF The Electron Devices Society, Vol. 1, No. 1, January 2013, pp. 21-27. https://doi.org/10.1109/JEDS.2012.2233272