Browse > Article
http://dx.doi.org/10.5573/JSTS.2014.14.6.712

A 32 nm NPN SOI HBT with Programmable Power Gain and 839 GHzV ftBVCEO Product  

Misra, Prasanna Kumar (Indian Institute of Technology Kanpur)
Qureshi, S. (Indian Institute of Technology Kanpur)
Publication Information
JSTS:Journal of Semiconductor Technology and Science / v.14, no.6, 2014 , pp. 712-717 More about this Journal
Abstract
The performance of npn SiGe HBT on thin film SOI is investigated at 32 nm technology node by applying body bias. An n-well is created underneath thin BOX to isolate the body biased SOI HBT from SOI CMOS. The results show that the HBT voltage gain and power gain can be programmed by applying body bias to the n-well. This HBT can be used in variable gain amplifiers that are widely used in the receiver chain of RF systems. The HBT is compatible with 32 nm FDSOI technology having 10 nm film thickness and 30 nm BOX thickness. As the breakdown voltage increases by applying the body bias, the SOI HBT with 3 V $V_{CE}$ has very high $f_tBV_{CEO}$ product (839 GHzV). The self heating performance of the proposed SOI HBT is studied. The high voltage gain and power gain (60 dB) of this HBT will be useful in designing analog/RF systems which cannot be achieved using 32 nm SOI CMOS (usually voltage gain is in the range of 10-20 dB).
Keywords
Body bias; sentaurus; SOI HBT;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Jin Cai, Mahender Kumar, Michael Steigenvalt, Herbert Ho, Kathryn Schonenberg, Kenneth Stein, Huajie Chen, Keith Jenkins, Qiqing Ouyang, Philip Oldiges, and Tak Ning, "Vertical SiGe-base Bipolar Transistors on CMOS-Compatible SOI Substrate," Bipolar/BiCMOS Circuits and Technology Meeting 2003, pp. 215-218.
2 Tianbing Chen, Marco Bellini, Enhai Zhao, Jonathan P Comeau, Akil K Sutton, Curtis M. Grens, John D. Cressler, Jin Cai, Tak H. Ning, "Substrate Bias Effects in Vertical SiGe HBTs Fabricated on CMOS-Compatible Thin Film SOI," Bipolar.BiCMOS circuits and technology meeting 2005, pp. 256-259.
3 Prasanna Kumar Misra and S. Qureshi, "Speed enhancement of npn SiGe HBT on thin film SOI and thin BOX using 0V-3V body bias" IEEE TENCON 2011, pp. 797-801.
4 Mateusz Teodorowski, Witold A. Pleskacz, Tony Takeshian and Tomasz Pomorski, " Programmable Gain Amplifier for 13.56 MHz Radio Receiver in CMOS 90 nm Technology," MIXDES 2012, pp. 564-569.
5 Xavier Trulls, Diego Mateo, and Adria Bo ll, "A High Dynamic-Range RF Programmable-Gain Front End for G.hn RF-Coax in 65-nm CMOS," IEEE Transactions on Microwave Theory and Techniques, Vol. 60, No. 10, pp. 3243-3253, October 2012.   DOI
6 Gregory Avenier, Pascal Chevalier, Benoit Vandelle, Damien Lenoble, Fabienne Saguin, Sebastien Fregonese, Thomas Zimmer, and Alain Chantre, "Investigation of fully- and partiallydepleted self-aligned SiGeC HBTs on thin film SOI," Proceedings of ESSDERC, Grenoble, France, 2005, pp. 133-136.
7 Sentaurus process user guide, Version G-2012.06, June 2012.
8 Sentaurus device user guide, Version G-2012.06, June 2012.
9 Prasanna Kumar Misra and S. Qureshi, "A Technique to Improve the Performance of an NPN HBT on thin film SOI," IEEE Journal of the Electron Devices Society, vol.1, Issue 4, April 2013, pp. 92-98.   DOI
10 Alvin J. Joseph, John D. Cressler, David M. Richey, and Guofu Niu, "Optimization of SiGe HBT's for Operation at High Current Densities," IEEE Transactions On Electron Devices, Vol. 46, No. 7, July 1999, pp. 1347-1354.   DOI
11 Prasanna Kumar Misra and S. Qureshi, "Epilayer Optimization of NPN SiGe HBT with n+ Buried Layer Compatible With Fully Depleted SOI CMOS Technology," Journal of Semiconductor Technology and Science, Vol.14, No.3,June, 2014, pp. 274-283.   DOI
12 MEDICI user guide, Version C-2009.06, June 2009.
13 Alain Chantre, Gregory Avenier, Pascal Chevalier, Benoit Vandelle, Fabienne Saguin, Cristell Maneux, Didier Dutartre and Thomas Zimmer, "SiGe HBT design for CMOS compatible SOI," International SiGe Technology and Device Meeting, 2006, pp. 1-2.
14 Behzad Razavi, Ran-Hong Yan, and Kwing F. Lee, "Impact of Distributed gate resistance on the performance of MOS devices", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Volume 41, Issue 11, pp.750-754, November 1994.   DOI
15 Tak H. Ning, and Jin Cai, "On the Performance and Scaling of Symmetric Lateral Bipolar Transistors on SOI," IEEE JOURNAL OF The Electron Devices Society, Vol. 1, No. 1, January 2013, pp. 21-27.   DOI