DOI QR코드

DOI QR Code

Design of a Fast Multi-Reference Frame Integer Motion Estimator for H.264/AVC

  • Byun, Juwon (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Kim, Jaeseok (Department of Electrical and Electronic Engineering, Yonsei University)
  • 투고 : 2012.11.20
  • 심사 : 2013.05.30
  • 발행 : 2013.10.31

초록

This paper presents a fast multi-reference frame integer motion estimator for H.264/AVC. The proposed system uses the previously proposed fast multi-reference frame algorithm. The previously proposed algorithm executes a full search area motion estimation in reference frames 0 and 1. After that, the search areas of motion estimation in reference frames 2, 3 and 4 are minimized by a linear relationship between the motion vector and the distances from the current frame to the reference frames. For hardware implementation, the modified algorithm optimizes the search area, reduces the overlapping search area and modifies a division equation. Because the search area is reduced, the amount of computation is reduced by 58.7%. In experimental results, the modified algorithm shows an increase of bit-rate in 0.36% when compared with the five reference frame standard. The pipeline structure and the memory controller are also adopted for real-time video encoding. The proposed system is implemented using 0.13 um CMOS technology, and the gate count is 1089K with 6.50 KB of internal SRAM. It can encode a Full HD video ($1920{\times}1080P@30Hz$) in real-time at a 135 MHz clock speed with 5 reference frames.

키워드

참고문헌

  1. J. V. Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification. ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC.
  2. S. H. Lee and H. J. Lee, "A Pipelined Hardware Architecture of an H.264 Deblocking Filter with an Efficient Data Distribution", Journal of Semiconductor Technology and Science, vol. 6, no. 4, pp. 227-233, Dec. 2006.
  3. L. Yang, K. Yu, J. Li, and S. Li, "An effective variable block - size early termination algorithm for H.264 video coding", IEEE Trans. on Circuits and Systems for Video Technology, vol. 15, no. 6, pp. 784-788, June 2005. https://doi.org/10.1109/TCSVT.2005.848306
  4. N. Hirai, T. Song, Y. Liu, and T.Shimamoto, "A Novel Spiral-Type Motion Estimation Architecture for H.264/AVC", Journal of Semiconductor Technology and Science, vol. 10, no. 1, pp. 37-44, Mar. 2010. https://doi.org/10.5573/JSTS.2010.10.1.037
  5. W. Lee, Y. Jung, S. Lee, and J. Kim, "High speed intra prediction scheme for H.264/AVC" , IEEE Trans. Consumer Electronics, vol. 53, issue 4, pp1577-1582, Nov. 2007. https://doi.org/10.1109/TCE.2007.4429254
  6. T. C. Chen, S. Y. Chien, Y. W. Huang, C H. Tsai, C. Y. Chen, T. W. Chen, and L. G. Chen, "Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder," IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 6, pp. 673-688, June 2006. https://doi.org/10.1109/TCSVT.2006.873163
  7. J. Miyakoshi, Y. Kuroda, M. Miyama, K. Imamura, H. Hashimoto, and M. Yoshimoto, "A sub-mW MPEG-4 motion estimation processor core for mobile video application," in Proceedings of the Custom Integrated Circuits Conference 2003, San Jose, The U.S.A., pp. 181-184, Sept. 2003.
  8. T. C. Chen, Y. H. Chen, S. F. Tsai, S. Y. Chien, and L. G. Chen, "Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC," IEEE Trans. on Circuits and Systems for Video Technology, vol. 17, no. 5, pp. 568-576, May 2007. https://doi.org/10.1109/TCSVT.2007.894044
  9. Y. Huang, Z. Liu, Y. Song, S. Goto, and T. Ikenaga, "Parallel improved HDTV720p targeted propagate partial SAD architecture for variable block size motion estimation in H.264/AVC", IEICE Trans. Fundamentals, vol.E91-A, no.4, pp.987-997, April 2008. https://doi.org/10.1093/ietfec/e91-a.4.987
  10. J. S. Youn and J. R. Choi, "Implementation of parallel integer motion estimation method by using reference blocks shared for HD video encoding", IEICE Electronics Express, vol. 8, no. 17, pp.1380- 1386, September 2011. https://doi.org/10.1587/elex.8.1380
  11. C. Y. Kao and Y. L. Lin, "A memory-efficient and highly parallel architecture for variable block size integer motion estimation in H.264/AVC", IEEE Trans. Very Large Scale Integration Systems, vol. 18, no. 6, pp. 866-874, June 2010. https://doi.org/10.1109/TVLSI.2009.2017122
  12. J. Byun, J. Choi, and J. Kim, "A fast multireference frame motion estimation algorithm", IEEE Trans. Consumer Electronics, vol 56, issue 3, pp.1911-1917, August 2010. https://doi.org/10.1109/TCE.2010.5606346
  13. T. Wiegand, X. Zhang, and B. Girod, "Block-based hybrid video coding using motion-compensated long-term memory prediction," Proc. Picture Coding Symp. Berlin, The Germany, Sept. 1997.
  14. T. Wiegand, X. Zhang, and B. Girod, "Long-term memory motion-compensated prediction," IEEE Trans. Circuit and Systems for Video Technology, vol. 9, pp. 70-84, February 1999. https://doi.org/10.1109/76.744276
  15. Y. W. Huang, B. Y. Hsieh, T. C. Wang, S. Y. Chien, S. Y. Ma, C. F. Shen, and L. G.. Chen, "Analysis and reduction of reference frames for motion estimation in MPEG-4 AVC/JVT/H.264", ICASSP'03, vol. 2, pp.809-812, Hong Kong, The China, Apr. 2003.
  16. X. Li, Li, E.Q., and Y. K. Chen, "Fast multi-frame motion estimation algorithm with adaptive search strategies in H.264", ICASSP'04, vol. 3, pp 369- 372, Quebec, The Canada, May 2004.
  17. L. Shen, Z. Liu, Z. Zhang, X. Shi, "An adaptive and fast multiframe selection algorithm for H.264 video coding", IEEE Signal Processing Letters, vol. 14, no. 11, PP 836-839, Nov. 2007. https://doi.org/10.1109/LSP.2007.898343
  18. Kangjun Lee, Gwangil Jeon, and Jechang Jeong, "Fast reference frame selection algorithm for H.264/AVC", IEEE Trans. Consumer Electronics, vol 55, issue 2, pp.773-779, August 2009. https://doi.org/10.1109/TCE.2009.5174453
  19. Bjontegaard, G.: Recommended Simulation Condition for H.26L, ITU-T Q6/SG16, Doc. #VCEG-L38, 9-12 Jan, 2001.