JSTS:Journal of Semiconductor Technology and Science

  • 제13권5호
  • /
  • Pages.423-429
  • /
  • 2013
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

A 6-Gb/s Differential Voltage Mode Driver with Independent Control of Output Impedance and Pre-Emphasis Level

  • Bae, Chang-Hyun (Integrated Circuits Lab., Hanyang University, DRAM Design Department of Samsung Electronics) ;
  • Choi, Dong-Ho (Integrated Circuits Lab., Hanyang University) ;
  • Ahn, Keun-Seon (Integrated Circuits Lab., Hanyang University) ;
  • Yoo, Changsik (Integrated Circuits Lab., Hanyang University)
  • 투고 : 2012.11.09
  • 심사 : 2013.05.28
  • 발행 : 2013.10.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

A 6-Gb/s differential voltage mode driver is presented whose output impedance and pre-emphasis level can be controlled independently. The voltage mode driver consists of five binary-weighted slices each of which has four sub-drivers. The output impedance is controlled by the number of enabled slices while the pre-emphasis level is determined by how many sub-drivers in the enabled slices are driven by post-cursor input. A prototype transmitter with a voltage-mode driver implemented in a 65-nm CMOS logic process consumes 34.8-mW from a 1.2-V power supply and its pre-emphasized output signal shows 165-mVpp,diff and 0.56-UI eye opening at the end of a cable with 10-dB loss at 3-GHz.

키워드

참고문헌

  1. M. Green and U. Singh, "Design of CMOS CML circuits for high-speed broadband communications," Proc. IEEE Int. Symp. Circuits and Systems, pp. 204-207, May, 2003.
  2. D. Heidar, M. Dessouky, H. F. Ragaie, "Comparison of output drivers for high-speed serial links," Microelectronics, pp. 329-337, ICM 2007.
  3. D. A. Yokoyama-Martin, K. Krishna, J. Stonick, A. Caffee, E. Kolet Gamble, C. Jones, J. McNeal, J. Parker, R. Segelken, J. Sonntag, K. Umino, J. Upton, D. Weinlader, and S. Wolfer, "A multistandard low power 1.5-3.125Gb/s serial transceiver in 90nm CMOS," Proc. IEEE Custom Integrated Circuits Conf. pp. 401-404, 2006.
  4. J. Liu and X. Lin, "Equalization in high speed communication systems," IEEE Circuits and Systems Magazine, pp. 4-15, Second Quarter 2004.
  5. K. Krishna, D. A. Yokoyama-Martin, A. Caffee, C. Jones, M. Loikkanen, J. Parker, R. Segelken, J. L. Sonntag, J. Stonick, S. Titus, D. Weinlader, and S. Wolfer, "A multigigabit backplane transceiver core in 0.13μm CMOS with a power-efficient equalization architecture," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2658-2666, Dec. 2005. https://doi.org/10.1109/JSSC.2005.856574
  6. C. Menolfi, T.Toifl, P. Buchmann, M. Kossel, T. Morf, J. Weiss, and M. Schmatz, "A 16Gb/s source-series-terminated transmitter in 65nm CMOS SOI," Dig. Tech. Papers, IEEE Int. Solid- State Circuits Conf. pp. 446-447, 2007.
  7. H. Hatamkhani, K.-L. J. Wong, R. Drost, C.-K. K. Yang, "A 10-mW 3.6-Gbps I/O transmitter," Dig. Tech. Papers, IEEE Symp. VLSI Circuits, pp. 97-98, 2003.
  8. J.-H. Song, K.-W. Kwon, J.-H. Chun, "A Low- Swing Differential Voltage-Mode Driver with Preemphasis and Self-Diagnosis," Int. Tech. Conf. on Circuits/System, Computers and Communications, July 2010.
  9. K.-L. J. Wong, H. Hatamkhani, M. Mansuri, C.-K. K. Yang, "A 27-mW 3.6Gb/s I/O transceiver," IEEE J. Solid-State Ciucuits, vol. 39, no. 4, pp. 602-612, Apr. 2004. https://doi.org/10.1109/JSSC.2004.825259
  10. M. Kossel, C. Menolfi, J. Weiss, P. Buchmann, G. von Bueren, L. Rodoni, T. Morf, T. Toifl, and M. Schmatz, "A T-coil-enhanced 8.5Gb/s high-swing SST transmitter in 65nm bulk CMOS with < -16dB return loss over 10GHz bandwidth," IEEE J. Solid- State Circuits, vol. 43, no. 12, pp. 2905-2920, Dec. 2008. https://doi.org/10.1109/JSSC.2008.2006230
  11. C. Yoo, K.-H. Kyung, K. Lim, H.-C. Lee, J.-W. Chai, N.-W. Choi, D.-J. Lee, and C.-H. Kim, "A 1.8-V 700-Mb/s/pin 512-Mb DDR-II SDRAM with on-die termination and off-chip driver calibration," IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 941-951, Jun. 2004. https://doi.org/10.1109/JSSC.2004.827806
  12. R. A. Philpott, J.S. Humble, R. A. Kertis, K. E. Fritz, B. K. Gilbert, and E. S. Daniel, "A 20Gb/s SerDes Transmitter with Adjustable Source Impedance and 4-tap Feed-Forward Equalization in 65nm Bulk CMOS," Proc. IEEE Custom Integrated Circuits Conference, pp. 623-626, 2008.

피인용 문헌

  1. A 1.5–5.0 Gb/s clock and data recovery circuit with dual-PFD phase-rotating phase locked loop vol.11, pp.11, 2014, https://doi.org/10.1587/elex.11.20140351
  2. Cost-Efficient and Automatic Large Volume Data Acquisition Method for On-Chip Random Process Variation Measurement vol.15, pp.2, 2015, https://doi.org/10.5573/JSTS.2015.15.2.184