DOI QR코드

DOI QR Code

Design of Low-Area HEVC Core Transform Architecture

저면적 HEVC 코어 변환기 아키텍쳐 설계

  • Han, Seung-Mok (School of Electronic Engineering, Soongsil University) ;
  • Nam, Woo-Jin (School of Electronic Engineering, Soongsil University) ;
  • Lee, Seongsoo (School of Electronic Engineering, Soongsil University)
  • Received : 2013.05.06
  • Accepted : 2013.05.28
  • Published : 2013.06.30

Abstract

This paper proposes and implements an core transform architecture, which is one of the major processes in HEVC video compression standard. The proposed core transform architecture is implemented with only adders and shifters instead of area-consuming multipliers. Shifters in the proposed core transform architecture are implemented in wires and multiplexers, which significantly reduces chip area. Also, it can process from $4{\times}4$ to $16{\times}16$ blocks with common hardware by reusing processing elements. Designed core transform architecture in 0.13um technology can process a $16{\times}16$ block with 2-D transform in 130 cycles, and its gate count is 101,015 gates.

본 논문에서는 차세대 동영상 압축 표준인 HEVC의 핵심 프로세스 중 하나인 코어 변환기를 설계하고 이를 합성한 후 검증하였다. 제안하는 코어 변환기는 면적을 많이 차지하는 곱셈기 대신에 덧셈기와 쉬프터만을 사용하였으며, 쉬프터도 실제로는 와이어 연결과 멀티플렉서만을 사용하여 면적을 크게 줄였다. 또한 하나의 하드웨어로 $4{\times}4$에서 $16{\times}16$ 블록까지 모두 처리할 수 있도록 설계하였으며, 이를 위해서 연산처리기를 재사용하는 아키텍쳐를 제안하였다. 0.13um 공정으로 설계된 코어 변환기는 $16{\times}16$ 블록을 2-D 변환 처리하는데 160 사이클이 소요되며 게이트 수는 101,015 게이트이다.

Keywords

References

  1. T. Wiegand, G. Sullivan, G. Bjontgaard, and A. Luthra, "Overview of the H.264/AVC Video Coding Standard", IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 560-576, Jul. 2003. https://doi.org/10.1109/TCSVT.2003.815165
  2. J. Jung and K. Lee, "Implementation of IQ/IDCT in H.264/AVC Decoder Using GP-GPU", Journal of IKEEE, vol. 14, no. 2, pp. 76-81, Jul. 2010.
  3. C. Lee, "Design of High Performance Dual Channel Pipelined Interpolators for H.264 Decoder", Journal of IKEEE, vol. 13, no. 4, pp. 110-115, Dec. 2009.
  4. G. Sullivan, J. Ohm, W. Han, and T. Wiegand, "Overview of the High Efficiency Video Coding (HEVC) Standard", IEEE Transactions on Circuits and Systems for Video Technology, vol. 22, no. 12, pp. 1649-1668, Dec. 2012. https://doi.org/10.1109/TCSVT.2012.2221191
  5. A. Fuldseth, G. Bjontegaard, and M. Budagavi, "CE10: Core Transform Design for HEVC," JCTVC-G495, Nov. 2011.
  6. J. Park, W. Nam, S. Han, and S. Lee, "High Efficiency Video Coding(HEVC) 16x16 & 32x32 Inverse Transform IP Design for Large-Scale Displays", Proceedings of International Technical Conference on Circuits/Systems, Computers, and Communications, pp. 153-155, Jun. 2011.
  7. M. Budagavi, V. Sze, and M. Sadafale, "Hardware analysis of transform and quantization," JCTVC-G132, Nov. 2011.
  8. M. Budagavi and V. Sze, "Unified Forward+Inverse Transform Architecture for HEVC", Proceedings of IEEE International Conference on Image Processing, pp. 209-212, 2012.
  9. J. Park, W. Nam, S. Han, and S. Lee, "2-D Large Inverse Transform (16x16, 32x32) for HEVC (High Efficiency Video Coding)", Journal of Semiconductor Technology and Science, vol. 12, no. 2, pp. 203-211, Jun. 2012. https://doi.org/10.5573/JSTS.2012.12.2.203

Cited by

  1. Hardware Implementation of HEVC CABAC Binarizer vol.18, pp.3, 2014, https://doi.org/10.7471/ikeee.2014.18.3.356
  2. 8×8 HEVC Inverse Core Transform Architecture Using Multiplier Reuse vol.17, pp.4, 2013, https://doi.org/10.7471/ikeee.2013.17.4.570
  3. Hardware Implementation of HEVC CABAC Binary Arithmetic Encoder vol.18, pp.4, 2014, https://doi.org/10.7471/ikeee.2014.18.4.630
  4. 16×16 HEVC Inverse Core Transform Architecture Using Multiplier Reuse vol.19, pp.3, 2015, https://doi.org/10.7471/ikeee.2015.19.3.378
  5. Design of Unified HEVC 4×4 IDCT/IDST Block vol.19, pp.2, 2015, https://doi.org/10.7471/ikeee.2015.19.2.271
  6. Hardware Implementation of HEVC CABAC Context Modeler vol.19, pp.2, 2015, https://doi.org/10.7471/ikeee.2015.19.2.254
  7. Design of Unified HEVC/VP9 4×4 Transform Block vol.19, pp.3, 2015, https://doi.org/10.7471/ikeee.2015.19.3.392