Transactions on Electrical and Electronic Materials

The Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회)
권호 표지
DOI QR코드

DOI QR Code

Optimization of Reverse Engineering Processes for Cu Interconnected Devices

  • Received : 2013.08.05
  • Accepted : 2013.10.14
  • Published : 2013.12.25
Download PDF
⟨ Previous Next ⟩

Abstract

Reverse engineering of semiconductor devices utilizes delayering processes, in order to identify how the interconnection lines are stacked over transistor gates. Cu metal has been used in recent fabrication technologies, and de-processes becomes more difficult with the shrinking device dimensions. In this article, reverse engineering technologies to reveal the Cu interconnection lines and Cu via-plugs embedded in dielectric layers are investigated. Stacked dielectric layers are removed by $CF_4$ plasma etching, then the exposed planar Cu metal lines and via-plugs are selectively delineated by wet chemical solution, instead of the commonly used plasma-based dry etch. As a result, we have been successful in extracting the layouts of multiple layers within a system IC, and this technique can be applicable to other logic IC, analog IC, and CMOS IC, etc.

Keywords

References

  1. R. Torrance and D. James, "The state-of-art in IC reverse engineering," Proceedings of 11th International Workshop Lausanne, Switzerland, September 6-9, 363 (2009).
  2. P. C. Andricacos, "Copper on-chip interconnections, a breakthrough in electrodeposition to make better chip," The Electrochemical Society Interface, 32-37 (1999).
  3. Y. Kuo and S. Lee, "Room-temperature copper etching based on a plasma-copper reaction," Appl. Phys. Lett., 78(9), pp.1002-4, (2001). https://doi.org/10.1063/1.1347388
  4. M. S. Kwon and J.Y. Lee, "Reaction mechanism of low-temperature Cu dry etching using an inductively coupled $Cl_2/N_2$ plasma with ultraviolet light irradiation," J. Electrochem. Soc. 146(8): 3119 (1999) https://doi.org/10.1149/1.1392441
  5. W. H. Lee et al., "Taper etching of copper using an inductively coupled $O_2$ plasma and hexafluoroacetone," J. Korean Phys. Soc., 40(1), 152 (2002).
  6. S. Y. Kim et al., "Roles of phosphoric acid in slurry for Cu and TaN CMP," Trans. Electr. Electron. Mater., 1 (2003).
  7. C. W. Kaanta, S. G. Bombardier, W. J. Cote et al., "Dual damascene- A ULSI wiring technology," Proc. IEEE Eighth International Conference on VLSI Multilevel Interconnection, 144 (1991),
  8. W. E. Beadle, J. C. C. Tsai, and R.D. Plummer (eds.), Quick Reference manual for Silicon Integrated Circuit Technology," (John Wiley & Sons, 1985) p. 5-11.