Optimization of Reverse Engineering Processes for Cu Interconnected Devices |
Koh, Jin Won
(National Nanofab Center)
Yang, Jun Mo (National Nanofab Center) Lee, Hyung Gyoo (Department of Semiconductor Engineering, Chungbuk National University) Park, Keun Hyung (Department of Semiconductor Engineering, Chungbuk National University) |
1 | C. W. Kaanta, S. G. Bombardier, W. J. Cote et al., "Dual damascene- A ULSI wiring technology," Proc. IEEE Eighth International Conference on VLSI Multilevel Interconnection, 144 (1991), |
2 | W. E. Beadle, J. C. C. Tsai, and R.D. Plummer (eds.), Quick Reference manual for Silicon Integrated Circuit Technology," (John Wiley & Sons, 1985) p. 5-11. |
3 | R. Torrance and D. James, "The state-of-art in IC reverse engineering," Proceedings of 11th International Workshop Lausanne, Switzerland, September 6-9, 363 (2009). |
4 | P. C. Andricacos, "Copper on-chip interconnections, a breakthrough in electrodeposition to make better chip," The Electrochemical Society Interface, 32-37 (1999). |
5 | Y. Kuo and S. Lee, "Room-temperature copper etching based on a plasma-copper reaction," Appl. Phys. Lett., 78(9), pp.1002-4, (2001). DOI ScienceOn |
6 | M. S. Kwon and J.Y. Lee, "Reaction mechanism of low-temperature Cu dry etching using an inductively coupled plasma with ultraviolet light irradiation," J. Electrochem. Soc. 146(8): 3119 (1999) DOI |
7 | W. H. Lee et al., "Taper etching of copper using an inductively coupled plasma and hexafluoroacetone," J. Korean Phys. Soc., 40(1), 152 (2002). |
8 | S. Y. Kim et al., "Roles of phosphoric acid in slurry for Cu and TaN CMP," Trans. Electr. Electron. Mater., 1 (2003). |