References
- K. Yamguchi et al., "A 2.0 Gb/s Clock-Embedded Interface for Full-HD 10-Bit 120-Hz LCD Drivers with 1/5-Rate Noise- Tolerant Phase and Frequency Recovery," Proc. IEEE Int. Solid- State Circuits Conf., Feb. 2009, pp. 192-194.
- C.N. Chuang and S.I. Liu, "A 3-8 GHz Delay-Locked Loop With Cycle Jitter Calibration," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 11, Nov. 2008, pp. 1094-1098.
- X. Maillard, F. Devisch, and M. Kuijk, "A 900-Mb/s CMOS Data Recovery DLL Using Half-Frequency Clock," IEEE J. Solid-State Circuits, vol. 37, no. 6, June 2002, pp. 711-715.
- A.L. Coban, M.H. Koroglu, and K.A. Ahmed, "A 2.5-3.125-Gb/s Quad Transceiver With Second-Order Analog DLL-Based CDRs," IEEE J. Solid-State Circuits, vol. 40, no. 9, Sept. 2005, pp. 1940-1947.
- T.-H. Kim, S.-H. Kim, and J.-K. Kang, "A DLL-Based Clock Data Recovery with a Modified Input Format," IEICE Electron. Express (ELEX), vol. 7, no. 8, Apr. 2010, pp. 539-545.
- C.S. Jang et al., "An Intra Interface of Flat Panel Displays for High-End TV Applications," IEEE Trans. Consum. Electron., vol. 54, no. 3, Aug. 2008, pp. 1447-1452.
- R.I. McCartney and M.J. Bell, "A Third Generation Timing Controller And Column-Driver Architecture Using Point-to-Point differential Signaling," J. Soc. Inf. Display, vol. 13, no. 2, Feb. 2005, pp. 91-97.
- C.H. Kim et al., "A 64-Mbit, 640-MByte/s Bidirectional Data Strobed, Double-Data-Rate SDRAM with a 40-mW DLL for a 256-MByte Memory System," IEEE J. Solid-State Circuits, vol. 33, no. 11, Nov. 1998, pp. 1703-1710.
- D.A. Johns, K. Martin, Analog Integrated Circuit Design, New York: John Wiley & Sons, Inc., 1997, p. 259.
- I. Jung et al., "A 140-Mb/s to 1.82-Gb/s Continuous-Rate Embedded Clock Receiver for Flat-Panel Displays," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 10. Oct. 2009, pp. 773- 777.