Journal of the Korea Academia-Industrial cooperation Society (한국산학기술학회논문지)

The Korea Academia-Industrial cooperation Society (한국산학기술학회)
권호 표지
DOI QR코드

DOI QR Code

Chaotic Circuit with Voltage Controllability for Secure Communication Applications

암호통신 응용을 위한 전압제어형 카오스 신호 발생회로

  • Zhou, Jichao (Department of Nano Systems Engineering Inje University) ;
  • Shin, Bong-Jo (Research Institute of Ubiquitous Bio-Information Technology of Joint Technology Research Center Chungbuk National University) ;
  • Song, Han-Jung (Department of Nano Engineering Inje University)
  • 주계초 (인제대학교 나노시스템 공학부) ;
  • 신봉조 (충북대학교 산학협력단부설 유비쿼터스바이오정보기술연구센터) ;
  • 송한정 (인제대학교 나노공학부)
  • Received : 2012.06.08
  • Accepted : 2012.09.06
  • Published : 2012.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a chaotic circuit with voltage controllability for secure communication applications. The proposed circuit which has two control voltages consists of the nonlinear function block(NFB) with three MOS transistors, one source follower and non-overlapping two-phase clock generator for sample and hold. By SPICE simulation, chaotic dynamics such as time waveform, frequency analysis and bifurcations were analyzed. SPICE results showed that proposed circuit can make various chaotic signals by control voltage.

본 논문에서는 암호통신을 위한 전압 제어형 카오스 신호 발생회로를 설계하였다. 제안하는 회로는 3개의 MOS 소자로 이루어지는 비선형 함수 블록과 소스 팔로워를 버퍼로 하는 이산형 카오스 신호 발생회로로, 비겹침 2상 클럭으로 구동되며, 2개의 제어전압 단자를 가진다. 제안된 회로는 SPICE 모의실험을 통하여 시간특성, 주파수특성 및 분기도 등의 여러 가지 카오스 다이내믹스가 생성됨을 확인하였다.

Keywords

References

  1. G. L. Baker, et al., Chaotic Dynamics an Introduction, Cambridge University Press, 1990.
  2. Kazuyuki Aihara, "Chaos engineering and its application to parallel distributed processing with chaotic neural networks," Proceedings of the IEEE, vol. 90, no. 5, pp. 919-930, May 2002. https://doi.org/10.1109/JPROC.2002.1015014
  3. M. Delgado-Restituto, A. Rodriguez-Vazquez, "Integrated chaos generators," Proceedings of the IEEE, vol. 90, pp. 747-767, May 2002. https://doi.org/10.1109/JPROC.2002.1015005
  4. K. Aihara, T. Takbe, and M. Toyoda, "Chaotic neural networks," Phys. Lett. A, vol.144, no.6, pp.333-340, 1990. https://doi.org/10.1016/0375-9601(90)90136-C
  5. Yongmei Cindy Wang, Applying Chaos in secure communications, Ph. D. thesis, Department of Electrical Engineering, Cornell University, May 1997.
  6. Louis M. Pecora and Thomas L. Carroll, "Synchronization of chaotic systems," Phys. Rev. Lett., vol. 64, Feb, 1990.
  7. H.J. Song and K.D. Kwack, ""CMOS circuit design and implementation of the discrete time chaotic chip"", ISCAS 2002, vol.III, pp.73-74, 2002
  8. P. Dudek and V.D. Juncu, "Compact discrete-time chaos generator circuit", Electronics Letters, Vol. 39, pp.1431-1432, 2003. https://doi.org/10.1049/el:20030881
  9. D. Juncu, M. Rafiei-naeini and P. Dudek, "Integrated circuit implementation of a compact discrete-time chaos generator", Analog Integrated Circuits and Signal Processing, Vol. 46, no. 3, pp.275-280, March 2006. https://doi.org/10.1007/s10470-006-1432-0
  10. Jose L. Rossello, et al., "A simple CMOS chaotic integrated circuit," IEICE Electronics Express, vol. 5, no. 24, pp. 1042-1048, December 2008. https://doi.org/10.1587/elex.5.1042