참고문헌
- H.M. Shao, T.K.Truong, L.J. Deutsch, J.H. Yaeh and I.S. Reed, " A VLSI design of a pipeling reed-solomon decoder," IEEE Trans. Comput., vol. C-34, pp. 393-403, May 1985. https://doi.org/10.1109/TC.1985.1676579
- K.C Smith. "The prospect for multivalued logic : A technology and applications view." IEEE Trans. Comput., vol. C-30, pp. 619-634, Sept. 1981. https://doi.org/10.1109/TC.1981.1675860
- I.S. Hsu, T.K. Troun, "A Comparison of VLSI Architecture of Multipliers using Dual, Normal or Standard Bases," IEEE Trans. Comput., vol. C-37, pp. 735-739, 1988.
- H. Okano and H. Imai, "A Construction method of high-speed decoders using ROM's for Bose Chaudhuri Hocquenghem and Reed Solomon codes," IEEE Trans. Comput. vol. C-36, pp. 1165-1171, 1987. https://doi.org/10.1109/TC.1987.1676857
- C.S. Yeh, I.S Reed and T.K. Truong, "Systolic multipliers for finite field GF(2m)," IEEE Trans. Comput., vol. C-33, pp. 357-360, Apr. 1984. https://doi.org/10.1109/TC.1984.1676441
- P.A. Scott, S.E. Tarvares and L.E. Peppard, "A fast multiplier for GF(2m)," IEEE J.Select. Areas Commun., vol. SAC-4, Jan. 1986.
- C.C. Wang, T.K. Truong, H.M. Shao, L.J. Deutsch, J.K. Omura and I.S. Reed, "VZLSI architecture for computing multiplications and inverses in GF(2m,)," IEEE Trans. Comput.,. vol. C-34, pp. 709-717, Aug. 1985. https://doi.org/10.1109/TC.1985.1676616
- E.D. Mastrovito, "VLSI Architectures for Computation in Galois Fields," PhD thesis, Linkoping Univ., Dept. of Electrical Eng., Linkoping, Sweden, 1991.
- B. Sunar and C. K. Koc, "Mastrovito Multiplier for All Trinomials," IEEE Trans. Computers, vol. 48, no. 5, pp.522-527, May 1999. https://doi.org/10.1109/12.769434
- S.W. Wei, "A Systolic power-sum circuit for GF(2m)," IEEE Trans. Comput., vol. 43, pp. 226-229, Feb. 1994. https://doi.org/10.1109/12.262128
- C. L. Wang and J. H. Guo, "New systolic arrays for C+AB2, inversion, and division in GF(2m)," IEEE Trans. Comput., vol. 49, pp. 1120-1125, Oct. 2000. https://doi.org/10.1109/12.888047
- C. Y. Lee, E. H. Lu, and L. F. Sun, "Low-Complexity Bit-Parallel Systolic Architecture for Computing AB2+C in a class of Finite Field GF(2m)," IEEE Trans. Circuit & Systems-II : Analog and Digital Signal Processing, vol. 48, no. 5, pp. 519-523, May 2001. https://doi.org/10.1109/82.938363
- Gi-Young Byun and Heung-Soo Kim, "Low System Complexity Bit-Parallel Architecture for Computing AB2+C in a Class of Finite Fields GF(2m)," Journal of The Institute of Electronics Engineers, Vol. 40, No. 6, pp.378-384, Nov. 2003.
- K.M. Ku, K.J. Ha and K.Y.Yoo, "Design of new AB2 multiplier over GF(2m) using cellular automata," IEE Proc.-Circuits Devices Syst., Vol. 151, No. 2, April 2004.