참고문헌
- J. Minz, X. Zhao, and S. K. Lim. buffered clock tree synthesis for 3d ics under thermal variations. In Proc. Asia and South Pacific Design Automation Conf., Jan 2008.
- T.-Y. Kim and T. Kim. Clock tree embedding for 3d ics. In Proc. Asia and South Pacific Design Automation Conf., Jan 2010.
- X. Zhao, D. Lewis, H.-H. S. Lee, and S. K. Lim. Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs. In Proc. Int. Conf. on Computer Aided Design, Nov 2009.
- F. Liu. A General Framwwork for Spatial Correlation Modeling in VLSI Design. In Proc. Design Automation Conf., Jun 2007.
- EE Times, April 07, 2009, http://www.eetimes.com
- W. C. Elmore, "The transient response of damped linear network with particular regard to wideband amplifier," In J. Applied Physics, pp. 55-63, 1948.
- M. Edahiro, "A clustering-based optimization algorithm in zero-skew routings," In Proc. DAC, pp. 612-616, 1993.
- M. Jackson, A. Srinivasan, and E. S. Kuh, "Clock routing for high performance ICs," In Proc. DAC, pp. 573-579, 1990.
- A. Kahng, J. Cong, and G. Robins, "High-performance clock routing based on recursive geometric matching," In Proc. DAC, pp. 322-327, 1991.
- R.-S. Tsay, "Exact zero skew," In Proc. DAC, pp. 336-339, 1991.
- K. D. Boese and A. B. Kahng, "Zero-skew clock routing trees with minimum wirelength," In Proc. ASICON, pp. 17-21, 1992.
- T.-H. Chao, Y.-C. H. Hsu, and J.-M. Ho, "Zero skew clock net routing," In Proc. DAC, pp. 518-523, 1992.
- M. Edahiro, "Minimum skew and minimum path length routing in VLSI layout design," NEC Research and Development, 32(4), pp. 569-575, 1991.
- R. Chaturvedi and J. Hu, "Buffered clock tree for high quality IC design," In Proc. ISQED, pp. 381-386, 2004.
- Y. P. Chen and D. F. Wong, "An algorithm for zero-skew clock tree routing with buffer insertion," In Proc. ED & TC, pp. 230-236, 1996.
- G. E. Tellez and M. Sarrafzadeh, "Minimal buffer insertion in clock trees with skew and slew rate constraints," In Trans. CAD, pp. 333-342, 1997.
- X.-W. Shih, C.-C. Cheng, Y.-K. Ho, and Y.-W. Chang, "Blockage-Avoiding buffered Clock-Tree Synthesis for Clock Latency-Range and Skew Minimization," In Proc. ASP-DAC, 2010.
- A. Rajaram and D. Z. Pan, "MeshWorks: an efficient framework for planning, synthesis and optimization of clock mesh networks," In Proc. ASPDAC, pp. 250-257, 2008.
- http://blog.naver.com/zelkobaray?Redirect=Log&logNo=10024006446
피인용 문헌
- SoC 구현을 위한 안정적인 Power Plan 기법 vol.16, pp.12, 2012, https://doi.org/10.6109/jkiice.2012.16.12.2731