References
- Poulton, J. et al., "A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2745-2757, Dec. 2007. https://doi.org/10.1109/JSSC.2007.908692
- Fukuda, K. et al., "A 12.3-mW 12.5-Gb/s Complete Transceiver," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2838-2849, Dec. 2010. https://doi.org/10.1109/JSSC.2010.2075410
- Eun-Ji Choi. et al., "A Low-Swing AC- and DC-Coupled Voltage-Mode Driver with Pre-emphasis," IEEE Int. Midwest Symposium on Circuits and Systems, Aug 2011.
- Youngkyun Jeong. et al., "0.37mW/Gb/s Low Power SLVS Transmitter for Battery Powered Applications," IEEE Int. Symposium on Circuits and System, May 2012.
- Jun-Han Bae. et al., "A Low-Power Dual-PFD Phase-Rotating PLL with a PFD Controller for 5Gb/s Serial Links," IEEE Int. Symposium on Circuits and System, May 2012.
- 문용삼, "차동 연결된 Varactor를 이용한 6Gbps CMOS 피드포워드 이퀄라이저", 전자공학회논문지, 제46권 SD편, 제2호, 64-70쪽, 2009년 2월
- Wong, K.-L.J. et al., "A 27-mW 3.6-gb/s I/O transceiver," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 602-612, April 2004. https://doi.org/10.1109/JSSC.2004.825259
- Kaviani, Kambiz et al., "A 0.4mW/Gb/s 16Gb/s near-ground receiver front-end with replica transconductance termination calibration," in ISSCC Dig. Tech Papers, pp. 132-134, Feb. 2012.
- Beukema, T. et al., "A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization," IEEE J. Solid-State Circuits, vol.40, no. 12, pp. 2633-2645, Dec 2005. https://doi.org/10.1109/JSSC.2005.856584
- M.-J. E. Lee et al., "Low-power, area efficient, high speed I/O circuit techniques," IEEE J. Solid-State Circuits, vol. 35, pp. 1591-1599, Nov. 2000. https://doi.org/10.1109/4.881204
- F. Yang et al., "A CMOS low-power multiple 2.5-3.125-Gb/s serial link macrocell for high IO bandwidth network ICs," IEEE J. Solid-State Circuits, vol. 37, pp. 1813-1821, Dec. 2002. https://doi.org/10.1109/JSSC.2002.804341
- M.-J. E. Lee et al., "Low-power area-efficient highspeed I/O circuit techniques," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1591-1599, Nov. 2000. https://doi.org/10.1109/4.881204
- Jeeradit, M. et al., "Characterizing sampling aperture of clocked comparators," in IEEE Symp. VLSI Circuits, pp. 68-69, June 2008.
Cited by
- A Receiver for Dual-Channel CIS Interfaces vol.51, pp.10, 2014, https://doi.org/10.5573/ieie.2014.51.10.087