Journal of the Microelectronics and Packaging Society (마이크로전자및패키징학회지)

The Korean Microelectronics and Packaging Society (한국마이크로전자및패키징학회)
권호 표지
DOI QR코드

DOI QR Code

The Chip Bonding Technology on Flexible Substrate by Using Micro Lead-free Solder Bump

플렉서블 기반 미세 무연솔더 범프를 이용한 칩 접합 공정 기술

  • Received : 2012.09.10
  • Accepted : 2012.09.11
  • Published : 2012.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

In electronics industry, the coming electronic devices will be expected to be high integration and convergence electronics. And also, it will be expected that the coming electronics will be flexible, bendable and wearable electronics. Therefore, the demands and interests of bonding technology between flexible substrate and chip for mobile electronics, e-paper etc. have been increased because of weight and flexibility of flexible substrate. Considering fine pitch for high density and thermal damage of flexible substrate during bonding process, the micro solder bump technology for high density and low temperature bonding process for reducing thermal damage will be required. In this study, we researched on bonding technology of chip and flexible substrate by using 25um Cu pillar bumps and Sn-Bi solder bumps were formed by electroplating. From the our study, we suggest technology on Cu pillar bump formation, Sn-Bi solder bump formation, and bonding process of chip and flexible substrate for the coming electronics.

Keywords

References

  1. Players, "Organic Electronics Forecasts 2005-2015", IDTec (2005).
  2. R. H. Reuss, B. R. Chalamala, A. Moussessian, M. G. Kane, A. Kumar, D. C. Zhang, J. A. Rogers, M. Hatalis, D. Temple, G. Moddel, B. J. Eliasson, M. J. Estes, J. Kunze, E. S. Handy, E. S. Harmon, D. B. Salzman, J. M. Woodall, M. A. Alam, J. Y. Murthy, S. C. Jacobsen, M. Olivier, D. Markus, P. M. Campbell, and E. Snow, "Macroelectronics: Perspectives on Technology and Applications", Proc. IEEE, 93(7), 1239 (2005). https://doi.org/10.1109/JPROC.2005.851237
  3. W. S. Wong and A. Salleo, Flexible Electronics, 1st Ed, pp.4- 5, Springer (2009).
  4. J. W. Yoon, W. C. Moon, and S. B. Jung, "Core Technology of electronic Packaging", Int. J. Kor. Weld. Soc., 23(2), 116 (2005).
  5. S. K. Kang, "Lead (Pb)-Free Solders for Electronic Packaging", J. Electron. Mater., 23(8), 701 (1994). https://doi.org/10.1007/BF02651362
  6. M. Abtew and G. Selvaduray, "Lead-free Solders in Microelectronics", Mater. Sci. and Eng. R., 27(5-6), 95 (2000). https://doi.org/10.1016/S0927-796X(00)00010-3
  7. A. Sharif and Y. C. Chan, "Comparative Study of Interfacial Reactions of Sn-Ag-Cu and Sn-Ag Solders on Cu Pads during Reflow Soldering", J. Electron. Mater., 34(1), 46 (2005). https://doi.org/10.1007/s11664-005-0179-1
  8. J. Shen and Y. C .Chan, "Research advances in nano composite solders", Microelectron. Reliab., 49(3), 223 (2009). https://doi.org/10.1016/j.microrel.2008.10.004
  9. M. Y .Kim, S .K .Lim and T. S. Oh, "Thermal Cycling and High Temperature storage Reliabilities of the Flip Chip Hoints Processed Using Cu pillar Bumps", J. Microelectron. Packag. Soc, 17(3), 27 (2010).
  10. J. Y .Choi, M. Y .Kim, S .K .Kim, and T. S. Oh, "Flip Chip Process for RF Packages Using Joints Structures of Cu and Sn bumps", J. Microelectron. Packag. Soc, 16(3), 67 (2009).
  11. W. M. Ki, "Joint Microstructures and Reliability of the Flexible Electronic Module with Flip Bonding Paramtetes(in Kor.)", in MS thesis, pp. 88, University of Science and Technology, Daejeon (2012).

Cited by

  1. Novel Low-Volume Solder-on-Pad Process for Fine Pitch Cu Pillar Bump Interconnection vol.22, pp.2, 2015, https://doi.org/10.6117/kmeps.2015.22.2.055
  2. 수치해석을 이용한 구리기둥 범프 플립칩 패키지의 열압착 접합 공정 시 발생하는 휨 연구 vol.41, pp.6, 2012, https://doi.org/10.3795/ksme-a.2017.41.6.443
  3. 자동차 전장을 위한 플렉시블 기판 무연 솔더 접합부 특성 vol.25, pp.2, 2018, https://doi.org/10.6117/kmeps.2018.25.2.025
  4. Growth Behavior of Intermetallic Compounds in Various Solder Joints Induced by Electromigration vol.39, pp.1, 2012, https://doi.org/10.5781/jwj.2021.39.1.11