전기학회논문지 (The Transactions of The Korean Institute of Electrical Engineers)

  • 제60권8호
  • /
  • Pages.1566-1571
  • /
  • 2011
  • /
  • 1975-8359(pISSN)
  • /
  • 2287-4364(eISSN)
대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지
DOI QR코드

DOI QR Code

밀리미터파 대역 제2고조파 고효율 생성을 위한 부하 임피던스의 최적화 방법

A Method of Load Impedance Optimization for High Efficiency Millimeter-wave Range 2nd Harmonic Generation

  • 투고 : 2011.02.21
  • 심사 : 2011.07.08
  • 발행 : 2011.08.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

The objective of this paper is to present a quantitative analysis leading to the assessment of optimum terminating impedances in the design of active frequency multipliers. A brief analysis of the basic principal of the GaAs FET frequency multiplier is presented. The analysis is outlined in bias optimization and drive power determination. Utilizing the equivalent circuit model of GaAs FET, we have simulated the optimized load impedance for the maximum output of the active frequency multipliers. The C-class and reverse C-class frequency doublers have been fabricated and the load impedances have been measured. The experimental results are in good agreement with the estimated results in the simulation with the accuracy of 90%.

키워드

참고문헌

  1. M. Borg and G .R. Branner, "Novel MIC bipolar frequency doublers having high gain, wide bandwidth and good spectral performance, "Microwave Theory and Tech. IEEE vol. 39, no. 12, pp.1936-1946, 1991. https://doi.org/10.1109/22.106531
  2. J. M. Putnam and G. R. Branner, "A high gain 18GHz single transistor frequency doubler," MWSCAS-2002, 45th Midwest Sym. vol.3, pp.372-373, 2002.
  3. G. T. Jr. Donald and G. R. Branner, "Optimization of active microwave frequency multiplier performance utilizing harmonic terminating impedances," IEEE Trans. Microwave Theory Tech., vol. 44, no. 12, pp. 2617-2624, Dec. 1996. https://doi.org/10.1109/22.554612
  4. Camargo, "Design of FET Frequency Multiplier and Harmonic Oscillators," Artech House, 1998.
  5. G. T. Jr. Donald and G. R. Branner, "Single-ended HEMT multiplier design using reflector networks," IEEE Trans. Microwave Theory Tech., vol. 49, no. 5, pp. 990-993, May 2001. https://doi.org/10.1109/22.920159
  6. A. I. Melnnikov and L. G. Plavsky, "A specified model of the Schottky barrier diodes in the multipliers of frequency," Electron Devices and Materials, 2005. Proceedings. 6th Annual. 2005 International Siberian Workshop and Tutorials, pp.224-225, 2005.
  7. Califonia Eastern Laboratories, "Converting GaAs FET Models for Different Nonlinear Simulators," http://cel.com./pdf/appnotes/an1023.pdf
  8. Califonia Eastern Laboratories, "Super Low Noise HJ FET," http://cel.com./pdf/datasheets/ne4210s.pdf