JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Fast Generation of Multiple Custom Instructions under Area Constraints

  • Wu, Di (School of EECS, Seoul National University) ;
  • Lee, Im-Yong (School of EECS, Seoul National University) ;
  • Ahn, Jun-Whan (School of EECS, Seoul National University) ;
  • Choi, Ki-Young (School of EECS, Seoul National University)
  • Received : 2010.11.30
  • Accepted : 2010.12.23
  • Published : 2011.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

Extensible processors provide an efficient mechanism to boost the performance of the whole system without losing much flexibility. However, due to the intense demand of low cost and power consumption, customizing an embedded system has been more difficult than ever. In this paper, we present a framework for custom instruction generation considering both area constraints and resource sharing. We also present how we can speed up the process through pruning and library-based design space exploration.

Keywords

References

  1. Nios II Processor. Available: http://www.altera.com/products/ip/processors/nios2/ni2-index.html
  2. Xilinx MIcroBlaze. Available: http://www.xilinx.com/tools/microblaze.htm
  3. Tensilica Xtensa. Available: http://www.tensilica.com
  4. ARC 700. Available: http://www.arc.com/ configurablecores/ arc700/
  5. L. Pozzi, K. Atasu, and P. Ienne, "Exact and Aproximate Algorithms for the Extension of Embedded Processor Instruction Sets," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.25, July, 2006. https://doi.org/10.1109/TCAD.2005.855950
  6. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, “A Scalable Application-Specific Processor Synthesis Methodology,” in Proc. ICCAD, 2003.
  7. K. Atasu, L. Pozzi, and P. Ienne, “Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints,” in Proc. DAC, 2003.
  8. J. Cong, Y. Fan, G. Han, and Z. Zhang, “Application-Specific Instruction Generation for Configurable Processor Architectures,” in Proc. FPGA, 2004.
  9. I. Lee, D. Lee, and K. Choi, “Memory Operation Inclusive Instruction-Set Extensions and Data Path Generation,” in Proc. ASAP, 2007.
  10. N. Clark, H. Zhong, and S. Mahlke, “Processor Acceleration Through Automated Instraction Set Customization,” in Proc. MICRO, 2003.
  11. N. Cheung, S. Parameswaran, and J. Henkel, “INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors,” in Porc. ICCAD, 2003.
  12. K. Atasu, C. Ozturan, G. Dündar, O. Mencer, and W. Luk, "CHIPS: Custom Hardware Instruction Processor Synthesis," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.27, 2008. https://doi.org/10.1109/TCAD.2008.915536
  13. K. Atasu, R.G. Dimond, O. Mencer, W. Luk, C. Ozturan, and G. Dundar, “Optimizing Instructionset Extensible Processors under Data Bandwidth Constraints,” in Porc. EDAA, 2008.
  14. SUIF Compiler. Available: http://suif.stanfor.edu
  15. D. Wu, I. Lee, and K. Choi, “Fast custom instruction generation under area constraint,” in Proc. ISOCC, 2010.
  16. MiBench. Available: http://www.eecs.umich.edu/mibench/
  17. DSPstone. Available: http://www.iss.rwth-aachen.de/Projekte/Tools/DSPSTONE/dspstone.html

Cited by

  1. Hierarchical Multiplexing Interconnection Structure for Fault-Tolerant Reconfigurable Chip Multiprocessor vol.11, pp.4, 2011, https://doi.org/10.5573/JSTS.2011.11.4.318