Fast Generation of Multiple Custom Instructions under Area Constraints |
Wu, Di
(School of EECS, Seoul National University)
Lee, Im-Yong (School of EECS, Seoul National University) Ahn, Jun-Whan (School of EECS, Seoul National University) Choi, Ki-Young (School of EECS, Seoul National University) |
1 | K. Atasu, R.G. Dimond, O. Mencer, W. Luk, C. Ozturan, and G. Dundar, “Optimizing Instructionset Extensible Processors under Data Bandwidth Constraints,” in Porc. EDAA, 2008. |
2 | SUIF Compiler. Available: http://suif.stanfor.edu |
3 | D. Wu, I. Lee, and K. Choi, “Fast custom instruction generation under area constraint,” in Proc. ISOCC, 2010. |
4 | MiBench. Available: http://www.eecs.umich.edu/mibench/ |
5 | DSPstone. Available: http://www.iss.rwth-aachen.de/Projekte/Tools/DSPSTONE/dspstone.html |
6 | Nios II Processor. Available: http://www.altera.com/products/ip/processors/nios2/ni2-index.html |
7 | Xilinx MIcroBlaze. Available: http://www.xilinx.com/tools/microblaze.htm |
8 | Tensilica Xtensa. Available: http://www.tensilica.com |
9 | ARC 700. Available: http://www.arc.com/ configurablecores/ arc700/ |
10 | L. Pozzi, K. Atasu, and P. Ienne, "Exact and Aproximate Algorithms for the Extension of Embedded Processor Instruction Sets," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.25, July, 2006. DOI ScienceOn |
11 | F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, “A Scalable Application-Specific Processor Synthesis Methodology,” in Proc. ICCAD, 2003. |
12 | K. Atasu, L. Pozzi, and P. Ienne, “Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints,” in Proc. DAC, 2003. |
13 | N. Cheung, S. Parameswaran, and J. Henkel, “INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors,” in Porc. ICCAD, 2003. |
14 | J. Cong, Y. Fan, G. Han, and Z. Zhang, “Application-Specific Instruction Generation for Configurable Processor Architectures,” in Proc. FPGA, 2004. |
15 | I. Lee, D. Lee, and K. Choi, “Memory Operation Inclusive Instruction-Set Extensions and Data Path Generation,” in Proc. ASAP, 2007. |
16 | N. Clark, H. Zhong, and S. Mahlke, “Processor Acceleration Through Automated Instraction Set Customization,” in Proc. MICRO, 2003. |
17 | K. Atasu, C. Ozturan, G. Dündar, O. Mencer, and W. Luk, "CHIPS: Custom Hardware Instruction Processor Synthesis," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.27, 2008. DOI ScienceOn |