JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Reconfigurable Multi-Array Architecture for Low-Power and High-Speed Embedded Systems

  • Kim, Yoon-Jin (Dept. of Computer Science, Sookmyung Women's University)
  • Received : 2011.06.10
  • Published : 2011.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

Coarse-grained reconfigurable architecture (CGRA) based embedded systems aims to achieve high system performance with sufficient flexibility to map a variety of applications. However, the CGRA has been considered as prohibitive one due to its significant area/power overhead and performance bottleneck. In this work, I propose reconfigurable multi-array architecture to reduce power/area and enhance performance in configurable embedded systems. The CGRA-based embedded systems that consist of hierarchical configurable computing arrays with varying size and communication speed were examined for multimedia and other applications. Experimental results show that the proposed approach reduces on-chip area by 22%, execution time by up to 72% and reduces power consumption by up to 55% when compared with the conventional CGRA-based architectures.

Keywords

References

  1. Reiner Hartenstein, "A decade of reconfigurable computing: a visionary retrospective," in Proc. of Design Automation and Test in Europe Conf., pp.642-649, Mar., 2001.
  2. Hartej Singh et al, "MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applica-tions," IEEE Trans. on Computers, Vol.49, No.5, pp.465-481, May, 2000. https://doi.org/10.1109/12.859540
  3. A. Deledda et al, "Design of a HW/SW communication infra-structure for a heterogeneous reconfigurable processor," in Proc. of Design, Automation, and Test in Europe Conf., pp.1352- 1357, Mar., 2008.
  4. C. Arbelo et al, "Mapping Control-Intensive Video Kernels onto a Coarse-Grain Reconfigurable Architecture: the H.264/AVC deblock-ing filter," in Design Automation and Test in Europe Conf., pp.642-649, Mar., 2007.
  5. T. Miyamori and K. Olukotun, "A quantitative analysis of reconfigurable coprocessors for multimedia appli-cations," in Proc. of IEEE Symp. on FPGAs for Custom Computing Machines, pp.15-17, Apr., 1998.
  6. Michalis D. Galanis et al, "Speedups in embed-ded systems with a high-performance coprocessor datapath," ACM Transactions on Design Automation of Electronic Systems, Vol.12, No.35, Aug., 2007.
  7. Timothy J. Callahan et al, "The Garp architecture and C compiler," IEEE Computer, Vol.33, No.4, pp.62-69, Apr., 2000. https://doi.org/10.1109/2.839323
  8. A. S. Y. Poon, "An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications," IEEE Trans. on Very Large Scale Integration Systems, Vol.15, No.3, pp.319-327, Mar., 2007. https://doi.org/10.1109/TVLSI.2007.893619
  9. Yoonjin Kim et al, "Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization," in Proc. of Design Automation and Test in Europe Conf., pp.12-17, Mar., 2005.
  10. Francisco Barat et al, "Low power coarse-grained reconfigurable instruction set processor," in Proc. of Int. Conf. on Field Pro-grammable Logic and Applications, pp.230-239, Sep., 2003.
  11. Marco Lanuzza et al, "Cost-effective low-power processor-in-memory-based reconfig' datapath for multimedia applications," in Proc. of Int. Symp. on Low Power Electronics and Design, pp.161-166, Aug., 2005.
  12. Huesung Kim et al, "Low-power high-performance reconfigurable computing cache architectures," IEEE Trans. on Computers, Vol.53, No.10, pp.1274-1290, Oct., 2004. https://doi.org/10.1109/TC.2004.80
  13. http://www.ert.de/Projekte/Tools/DSPSTONE
  14. http://www.netlib.org/benchmark/livermorec
  15. Gaisler Research; http://www.gaisler.com/cms
  16. Jong-eun Lee et al, "Mapping loops on coarsegrained reconfigurable architectures using memory operation sharing," in Technical Report 02-34, Center for Embedded Computer Sys-tems(CECS), Univ. of California Irvine, Calif., 2002.
  17. Jonghee W. Yoon et al, "Temporal Mapping for Loop Pipelining on a MIMD style Coarse-Grained Reconfigurable Architecture," in Proc. of International SoC Design Conference, Oct., 2006.

Cited by

  1. A Real-Time Virtual Re-Convergence Hardware Platform vol.12, pp.2, 2012, https://doi.org/10.5573/JSTS.2012.12.2.127