1 |
Francisco Barat et al, "Low power coarse-grained reconfigurable instruction set processor," in Proc. of Int. Conf. on Field Pro-grammable Logic and Applications, pp.230-239, Sep., 2003.
|
2 |
Marco Lanuzza et al, "Cost-effective low-power processor-in-memory-based reconfig' datapath for multimedia applications," in Proc. of Int. Symp. on Low Power Electronics and Design, pp.161-166, Aug., 2005.
|
3 |
Huesung Kim et al, "Low-power high-performance reconfigurable computing cache architectures," IEEE Trans. on Computers, Vol.53, No.10, pp.1274-1290, Oct., 2004.
DOI
ScienceOn
|
4 |
http://www.ert.de/Projekte/Tools/DSPSTONE
|
5 |
http://www.netlib.org/benchmark/livermorec
|
6 |
Gaisler Research; http://www.gaisler.com/cms
|
7 |
Jong-eun Lee et al, "Mapping loops on coarsegrained reconfigurable architectures using memory operation sharing," in Technical Report 02-34, Center for Embedded Computer Sys-tems(CECS), Univ. of California Irvine, Calif., 2002.
|
8 |
Jonghee W. Yoon et al, "Temporal Mapping for Loop Pipelining on a MIMD style Coarse-Grained Reconfigurable Architecture," in Proc. of International SoC Design Conference, Oct., 2006.
|
9 |
Reiner Hartenstein, "A decade of reconfigurable computing: a visionary retrospective," in Proc. of Design Automation and Test in Europe Conf., pp.642-649, Mar., 2001.
|
10 |
Hartej Singh et al, "MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applica-tions," IEEE Trans. on Computers, Vol.49, No.5, pp.465-481, May, 2000.
DOI
ScienceOn
|
11 |
A. Deledda et al, "Design of a HW/SW communication infra-structure for a heterogeneous reconfigurable processor," in Proc. of Design, Automation, and Test in Europe Conf., pp.1352- 1357, Mar., 2008.
|
12 |
C. Arbelo et al, "Mapping Control-Intensive Video Kernels onto a Coarse-Grain Reconfigurable Architecture: the H.264/AVC deblock-ing filter," in Design Automation and Test in Europe Conf., pp.642-649, Mar., 2007.
|
13 |
A. S. Y. Poon, "An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications," IEEE Trans. on Very Large Scale Integration Systems, Vol.15, No.3, pp.319-327, Mar., 2007.
DOI
ScienceOn
|
14 |
T. Miyamori and K. Olukotun, "A quantitative analysis of reconfigurable coprocessors for multimedia appli-cations," in Proc. of IEEE Symp. on FPGAs for Custom Computing Machines, pp.15-17, Apr., 1998.
|
15 |
Michalis D. Galanis et al, "Speedups in embed-ded systems with a high-performance coprocessor datapath," ACM Transactions on Design Automation of Electronic Systems, Vol.12, No.35, Aug., 2007.
|
16 |
Timothy J. Callahan et al, "The Garp architecture and C compiler," IEEE Computer, Vol.33, No.4, pp.62-69, Apr., 2000.
DOI
ScienceOn
|
17 |
Yoonjin Kim et al, "Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization," in Proc. of Design Automation and Test in Europe Conf., pp.12-17, Mar., 2005.
|