대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

고속 탐색 알고리즘에 적합한 움직임 추정 전용 명령어 및 구조 설계

Novel IME Instructions and their Hardware Architecture for Fast Search Algorithm

  • 방호일 (아주대학교 정보통신대학 전자공학부 SoC 연구실) ;
  • 선우명훈 (아주대학교 정보통신대학 전자공학부 SoC 연구실)
  • Bang, Ho-Il (School of Electrical and Computer Engineering, Ajou University, SoC LAB) ;
  • SunWoo, Myung-Hoon (School of Electrical and Computer Engineering, Ajou University, SoC LAB)
  • 투고 : 2011.07.25
  • 발행 : 2011.12.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 H.264/AVC, MPEG4 등, 다양한 영상압축 코덱을 지원할 수 있는 ME ASIP (Application-specific Instruction Processor)의 정화소 움직임 추정 전용 명령어와 재구성 가능한 하드웨어 구조를 제안한다. 제안하는 전용의 명령어와 하드웨어 가속기는 HD급의 고화질 영상을 지원할 수 있는 성능을 가지고 있다. 제안하는 정화소 움직임 추정 명령어는 다수의 병렬 연산과 패턴 정보를 이용한 가변 포인트 2D SAD 연산기 구조를 통하여 전역탐색을 비롯한 각종 고속 탐색 알고리즘을 지원한다. 이를 위한 하드웨어 구조는 128개의 Processor Elements (PEs)로 구성되어 있는 Processor Element Group (PEG) 하나당 25,500 게이트를 가진다. 제안하는 ASIP은 Synopsys 사의 Processor Designer 로 검증하였고, Design Compiler를 이용 IBM 90nm 공정으로 합성하였다. 그 결과 제안하는 ASIP의 하드웨어 사이즈는 453K 게이트였으며, 동작 주파수는 188MHz로 HD급 1080p의 해상도를 가지는 영상을 실시간으로 동작 시킬 수 있다. 본 논문은 기존 2D SAD ASIP에 비하여 하드웨어 사이즈 측면에서 26%, 연산 속도 측면에서 평균 18%의 성능 향상을 보인다.

This paper presents an ASIP (Application-specific Instruction Processor) for motion estimation that employs specific IME instructions and its programmable and reconfigurable hardware architecture for various video codecs, such as H.264/AVC, MPEG4, etc. With the proposed specific instructions and variable point 2D SAD hardware accelerator, it can handle the real-time processing requirement of High Definition (HD) video. With the SAD unit and its parallel operations using pattern information, the proposed IME instructions support not only full search algorithms but also other fast search algorithms. The hardware size is 25.5K gates for each Processing Element Group (PEG) which has 128 SAD Processor Elements (PEs). The proposed ASIP has been verified by the Synopsys Processor Designer and implemented by the Design Compiler using the IBM 90nm process technology. The hardware size is 453K gates for the IME unit and the operating frequency is 188MHz for 1080p@30 frame in real time. The proposed ASIP can reduce the hardware size about 26% and the number of operation cycles about 18%.

키워드

참고문헌

  1. Joint Video Team (JVT) of ISO/IEC & ITU-T VCEG, "Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification," ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC, July 2004.
  2. T. Wiegand, G.J. Sullivan, G. Bjontegaard and A. Luthra, "Overview of the H.264/AVC video coding standard," IEEE Trans. Circuits Syst. Video Technol., vol. 13, pp. 560-576, July 2003.
  3. J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, and T. Wedi, "Video coding with H.264/AVC: Tools, Performance, and Complexity," IEEE Circuits and Systems Magazine 1, pp. 7-28, Apr. 2004. https://doi.org/10.1109/MCAS.2004.1286980
  4. Jung H. Lee, Sung D. Kim, and Myung H. Sunwoo, "ASIP Instructions and Their Hardware Architecture for H.264/AVC," Journal of Semiconductor Technology and Science (JSTS), vol.5, no.4, pp. 237-242, Dec 2005.
  5. TMS320C6000 CPU and Instruction Set Reference Guide, Texas Instruments Inc., Dallas, TX, 2000
  6. Intel Architecture Software Developer's Manual Volume 2: Instruction Set Reference, Intel Inc., 1999.
  7. $Intel^{\circledR}$ SSE4 Programming Reference, Intel Inc., July 2007
  8. Momcilovic, S.; Roma, N.; Sousa, L., "An ASIP approach for adaptive AVC Motion Estimation," Research in Microelectronics and Electronics Conference, pp165-168, 2007.
  9. J. L. Nunez-Yanez, T. Spiteri, and G. Vafiadis, "Multi-standard reconfigurable motion estimation processor for hybrid video codecs," in IET Computers & Digital Techniques, Vol. 5, Iss. 2, pp. 73-85, 2011. https://doi.org/10.1049/iet-cdt.2009.0070
  10. T. C. Chen, and et al., "Analysis and Architecture Design of an HDTV720p 30 Frames/s H.264/AVC Encoder," IEEE Trans. Circuits Syst. Video Technol., vol. 16, no.6, pp. 673-688, June 2006.
  11. Hee Kwan Eun, Sung Jo Hwang, Myung Hoon Sunwoo, Yung Hwan Kim, Hi Seok Kim, "Integer-pel Motion Estimation Specific Instructions and their Hardware Architecture for ASIP", in. Proc. IEEE International Symposium on Circuits and Systems (ISCAS), 2011.
  12. Konstantinos Babionitakis, Gregory A, Doumenis, George Georgakarakos, George Lentaris, Kostantinos Nakos, Dionysios Reisis, Ioannis Sifnaios, Nikolaos Vlassopoulos, "A real-time motion estimation FPGA architecture", Journal of Real-Time Image Processing., vol. 3, pp. 3-20, 2008. https://doi.org/10.1007/s11554-007-0070-9
  13. Yiqing Huang, Qin Liu, and Takeshi Ikenaga, "Spatial feature based reconfigurable H.264/AVC integer motion estimation architecture for HDTV video encoder," in Proc. International Conference on Digital Signal Processing (DSP), July 2009, pp. 1-6.