ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Double Gate MOSFET Modeling Based on Adaptive Neuro-Fuzzy Inference System for Nanoscale Circuit Simulation

  • Hayati, Mohsen (Electrical Engineering Department, Faculty of Engineering, Razi University) ;
  • Seifi, Majid (Electrical Engineering Department, Faculty of Engineering, Razi University) ;
  • Rezaei, Abbas (Electrical Engineering Department, Faculty of Engineering, Razi University)
  • Received : 2009.12.06
  • Accepted : 2010.05.06
  • Published : 2010.08.30
Download PDF
⟨ Previous Next ⟩

Abstract

As the conventional silicon metal-oxide-semiconductor field-effect transistor (MOSFET) approaches its scaling limits, quantum mechanical effects are expected to become more and more important. Accurate quantum transport simulators are required to explore the essential device physics as a design aid. However, because of the complexity of the analysis, it has been necessary to simulate the quantum mechanical model with high speed and accuracy. In this paper, the modeling of double gate MOSFET based on an adaptive neuro-fuzzy inference system (ANFIS) is presented. The ANFIS model reduces the computational time while keeping the accuracy of physics-based models, like non-equilibrium Green's function formalism. Finally, we import the ANFIS model into the circuit simulator software as a subcircuit. The results show that the compact model based on ANFIS is an efficient tool for the simulation of nanoscale circuits.

Keywords

References

  1. Y. Taur et al., "CMOS Scaling into the Nanometer Regime," Proc. IEEE, 1997, p. 486.
  2. L. Chang et al., "Extremely Scaled Silicon Nano-CMOS Devices," Proc. IEEE, 2003, p. 1860.
  3. T. Sekigawa and Y. Hayashi, "Calculated Threshold-Voltage Characteristics of an XMOS Transistor having an Additional Bottom Gate," Solid State Electron., vol. 27, 1984, pp. 827-828. https://doi.org/10.1016/0038-1101(84)90036-4
  4. H.S. Philip et al., "Self-Aligned (Top and Bottom) Double-Gate MOSFET with a 25 nm Thick Silicon Channel," Proc. IEEE, 1997, p. 427.
  5. F. Djeffal et al., "An Approach Based on Neural Computation to Simulate the Nanoscale CMOS Circuits: Application to the Simulation of CMOS Inverter," Solid-State Electron., vol. 51, 2007, pp. 48-56. https://doi.org/10.1016/j.sse.2006.12.004
  6. F. Djeffal et al., "Design and Simulation of a Nanoelectronic DG MOSFET Current Source Using Artificial Neural Networks," Materials Science and Engineering C, vol. 27, 2007, pp. 1111-1116. https://doi.org/10.1016/j.msec.2006.09.005
  7. S.C. Lo, Y. Li, and S.M. Yu, "Analytical Solution of Nonlinear Poisson Equation for Symmetric Double-Gate Metal-Oxide-Semiconductor Field Effect Transistors," Mathematical and Computer Modelling, vol. 46, 2007, pp. 180-188. https://doi.org/10.1016/j.mcm.2006.12.018
  8. J. He et al., "An Explicit Current-Voltage Model for Undoped Double-gate MOSFETs Based on Accurate Yet Analytic Approximation to the Carrier Concentration," Solid-State Electron., vol. 51, 2007, pp. 179-185. https://doi.org/10.1016/j.sse.2006.11.010
  9. H.C. Morris and A. Limon, "A Compact Model for the I-V Characteristics of an Undoped Double-Gate MOSFET," Mathematics and Computers in Simulation, vol. 79, no. 4, Dec. 2008, pp. 1116-1125. https://doi.org/10.1016/j.matcom.2007.10.009
  10. A. Cerdeira, B. Iniguez, and M. Estrada, "Compact Model for Short Channel Symmetric Doped Double-Gate MOSFETs," Solid-State Electron., vol. 52, 2008, pp. 1064-1070. https://doi.org/10.1016/j.sse.2008.03.009
  11. H. Lu, B. Yu, and Y. Taur, "A Unified Charge Model for Symmetric Double-Gate and Surrounding-Gate MOSFETs," Solid-State Electron., vol. 52, 2008, pp. 67-72. https://doi.org/10.1016/j.sse.2007.06.018
  12. F. Djeffal et al., "A Neural Approach to Study the Scaling Capability of the Undoped Double-Gate and Cylindrical Gate All Around MOSFETs," Materials Science and Engineering B, vol. 147, 2008, pp. 239-244. https://doi.org/10.1016/j.mseb.2007.08.034
  13. M. Hayati, M. Seifi, and A. Rezaei, "The Computational Intelligence in Simulation of DG MOSFET: Application to the Simulation of the Nanoscale COMS Circuit," ICSE Proc., Johor Bahru, Malaysia, 2008 , pp. 138-142.
  14. S. Datta, Quantum Transport from Atom to Transistor, 1st ed., Cambridge University Press, 2005, pp. 140-170.
  15. M. Lundstrom and J. Guo, Nanoscale Transistors: Device Physics, Modeling and Simulation, New York: Springer, 2006, pp. 55-120.
  16. Z. Ren and S. Goasguen, "NanoMOS 2.0 Source Code Download," Available: https://www.nanohub.org/resources/110/.
  17. R. Babuska, Fuzzy Modeling for Control, Norwell, MA: Kluwer Academic Publishers, 1998, pp. 90-150.
  18. J.S.R. Jang, C.T. Sun, and E. Mizutani, Neuro-Fuzzy and Soft Computing, New Jersey: Prentice Hall, 1997, pp. 510-514.
  19. T. Takagi and M. Sugeno, "Fuzzy Identification of Systems and Its Applications to Modeling and Control, IEEE Trans. Syst., Man, Cybern.," vol. 15, no. 1, Feb. 1985, pp. 116-132.
  20. S.L. Chiu, "Fuzzy Model Identification Based on Cluster Estimation," J. Intelligent and Fuzzy Systems, vol. 2, 1994, pp. 267-278.
  21. J.S.R. Jang and C.T. Sun, "Neuro-Fuzzy Modeling and Control," Proc. IEEE, 1995, p. 378.
  22. H. Ben Hammouda et al., "Neural-Based Models of Semiconductor Devices for SPICE Simulator," American J. of Applied Sciences, vol. 5, 2008, pp. 385-391. https://doi.org/10.3844/ajassp.2008.385.391
  23. Star-HSPICE Manual, Release 1998.4, Avant! Corporation, Fremont, CA, 1999

Cited by

  1. Modelling of LDMOS transistor using artificial neural networks: DC and RF performances vol.99, pp.7, 2010, https://doi.org/10.1080/00207217.2011.651687
  2. G4-FET modeling for circuit simulation by adaptive neuro-fuzzy training systems vol.9, pp.10, 2012, https://doi.org/10.1587/elex.9.881
  3. 이동로봇의 경로추적을 위한 2-입력 2-출력 ANFIS제어기 vol.16, pp.4, 2010, https://doi.org/10.12673/jkoni.2012.16.4.586
  4. Wind Power Pattern Forecasting Based on Projected Clustering and Classification Methods vol.37, pp.2, 2010, https://doi.org/10.4218/etrij.15.2314.0070
  5. 기계적 모터 고장진단을 위한 머신러닝 기법 vol.40, pp.1, 2010, https://doi.org/10.11627/jkise.2017.40.1.057