1 |
A. Cerdeira, B. Iniguez, and M. Estrada, "Compact Model for Short Channel Symmetric Doped Double-Gate MOSFETs," Solid-State Electron., vol. 52, 2008, pp. 1064-1070.
DOI
ScienceOn
|
2 |
M. Hayati, M. Seifi, and A. Rezaei, "The Computational Intelligence in Simulation of DG MOSFET: Application to the Simulation of the Nanoscale COMS Circuit," ICSE Proc., Johor Bahru, Malaysia, 2008 , pp. 138-142.
|
3 |
S. Datta, Quantum Transport from Atom to Transistor, 1st ed., Cambridge University Press, 2005, pp. 140-170.
|
4 |
M. Lundstrom and J. Guo, Nanoscale Transistors: Device Physics, Modeling and Simulation, New York: Springer, 2006, pp. 55-120.
|
5 |
Z. Ren and S. Goasguen, "NanoMOS 2.0 Source Code Download," Available: https://www.nanohub.org/resources/110/.
|
6 |
R. Babuska, Fuzzy Modeling for Control, Norwell, MA: Kluwer Academic Publishers, 1998, pp. 90-150.
|
7 |
J.S.R. Jang, C.T. Sun, and E. Mizutani, Neuro-Fuzzy and Soft Computing, New Jersey: Prentice Hall, 1997, pp. 510-514.
|
8 |
T. Takagi and M. Sugeno, "Fuzzy Identification of Systems and Its Applications to Modeling and Control, IEEE Trans. Syst., Man, Cybern.," vol. 15, no. 1, Feb. 1985, pp. 116-132.
|
9 |
S.L. Chiu, "Fuzzy Model Identification Based on Cluster Estimation," J. Intelligent and Fuzzy Systems, vol. 2, 1994, pp. 267-278.
|
10 |
J.S.R. Jang and C.T. Sun, "Neuro-Fuzzy Modeling and Control," Proc. IEEE, 1995, p. 378.
|
11 |
H. Ben Hammouda et al., "Neural-Based Models of Semiconductor Devices for SPICE Simulator," American J. of Applied Sciences, vol. 5, 2008, pp. 385-391.
DOI
ScienceOn
|
12 |
Star-HSPICE Manual, Release 1998.4, Avant! Corporation, Fremont, CA, 1999
|
13 |
L. Chang et al., "Extremely Scaled Silicon Nano-CMOS Devices," Proc. IEEE, 2003, p. 1860.
|
14 |
T. Sekigawa and Y. Hayashi, "Calculated Threshold-Voltage Characteristics of an XMOS Transistor having an Additional Bottom Gate," Solid State Electron., vol. 27, 1984, pp. 827-828.
DOI
ScienceOn
|
15 |
H.S. Philip et al., "Self-Aligned (Top and Bottom) Double-Gate MOSFET with a 25 nm Thick Silicon Channel," Proc. IEEE, 1997, p. 427.
|
16 |
F. Djeffal et al., "An Approach Based on Neural Computation to Simulate the Nanoscale CMOS Circuits: Application to the Simulation of CMOS Inverter," Solid-State Electron., vol. 51, 2007, pp. 48-56.
DOI
ScienceOn
|
17 |
H.C. Morris and A. Limon, "A Compact Model for the I-V Characteristics of an Undoped Double-Gate MOSFET," Mathematics and Computers in Simulation, vol. 79, no. 4, Dec. 2008, pp. 1116-1125.
DOI
ScienceOn
|
18 |
F. Djeffal et al., "Design and Simulation of a Nanoelectronic DG MOSFET Current Source Using Artificial Neural Networks," Materials Science and Engineering C, vol. 27, 2007, pp. 1111-1116.
DOI
ScienceOn
|
19 |
S.C. Lo, Y. Li, and S.M. Yu, "Analytical Solution of Nonlinear Poisson Equation for Symmetric Double-Gate Metal-Oxide-Semiconductor Field Effect Transistors," Mathematical and Computer Modelling, vol. 46, 2007, pp. 180-188.
DOI
ScienceOn
|
20 |
J. He et al., "An Explicit Current-Voltage Model for Undoped Double-gate MOSFETs Based on Accurate Yet Analytic Approximation to the Carrier Concentration," Solid-State Electron., vol. 51, 2007, pp. 179-185.
DOI
ScienceOn
|
21 |
H. Lu, B. Yu, and Y. Taur, "A Unified Charge Model for Symmetric Double-Gate and Surrounding-Gate MOSFETs," Solid-State Electron., vol. 52, 2008, pp. 67-72.
DOI
ScienceOn
|
22 |
F. Djeffal et al., "A Neural Approach to Study the Scaling Capability of the Undoped Double-Gate and Cylindrical Gate All Around MOSFETs," Materials Science and Engineering B, vol. 147, 2008, pp. 239-244.
DOI
ScienceOn
|
23 |
Y. Taur et al., "CMOS Scaling into the Nanometer Regime," Proc. IEEE, 1997, p. 486.
|