참고문헌
- S. K. Chun et. al, "Effective mass and mobility of holes in strained Si Ge layers on (001) Si Ge substrate," IEEE Trans. Electron Devices, vol. 39, p. 2153, 1992. https://doi.org/10.1109/16.155887
- R. J. P. Lander, et. al, "Study of hall and effective mobilities in pseudomorphic Si1-x Gex p-channel metal-oxide-semiconductor field-effect transistors at room temperature and 4.2 K," J. Appl. Phys., vol. 82, p. 5210, 1997. https://doi.org/10.1063/1.366385
- P. C. Bai, et. al "A 65 nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8" Cu interconnect layers, low-k ILD and 0.57um2 SRAM cell," IEDM Tech. Dig., p. 657, Dec. 2004.
- M. T. Currie, "Strained silicon: engineered substrates and device integration," ICICDT 2004, pp. 261-268, Apr. 2004.
- T. Ghani, et. al "A 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45 nm Gate Length Strained Silicon CMOS Transistors," IEDM Tech. Dig., p. 297, Dec. 2003.
- S. Ito, et. al "Mechanical stress effect of etch-stop nitride and its impact on deepsubmicron transistor design," IEDM Tech. Dig., pp. 247-250, Dec. 2000.
- I. S. Han, et. al "New Observation of Mobility and Reliability Dependence on Mechanical Film Stress in Strained Silicon CMOSFETs" IEEE Trans. Electron Devices, Vol. 55; No. 6, pp. 1352-1358, June 2008. https://doi.org/10.1109/TED.2008.921061
- T. Komoda, A. Oishi, T. Sanuki, K. Kasai, H. Yoshimura, K. Ohno, M. Iwai, M. Saito, F. Matsuoka, N. Nagashima and T. Noguchi, "Mobility Improvement for 45nm Node by Combination of Optimized Stress Control and Channel Orientation Design" IEDM Tech. Dig., p. 217, Dec. 2004.
- V. Chan, et. al "Strain for CMOS performance Improvement" 2005 custom integrated circuits conference, pp. 667-674, 2005.
- P. Rickert et. al "SoC Integration in deep submicron CMOS", IEDM Tech. Dig., pp. 653- 656, Dec. 2004.
- J. R. Hauser, "Extraction of Experimental Mobility Data for MOS Devices," IEEE Trans. Electron Devices, pp. 1981-1988, Nov. 1996.
- H. H. Ji, et. al, "dependence of analog and digital performance on mechanical film stress of ILD layers in Nanoscale CMOSFETs", J. J. Appl. Phys., Vol. 44 No. 4B, pp. 2171-2175, Apr. 2005. https://doi.org/10.1143/JJAP.44.2171
- P. R. Kinget, "Device Mismatch and Tradeoffs in the Design of Analog Circuits", IEEE Journal of Solid State Circuits, Vol. 40, No. 6, pp. 121 2-1224, June 2005. https://doi.org/10.1109/JSSC.2005.848021