한국전기전자재료학회논문지 (Journal of the Korean Institute of Electrical and Electronic Material Engineers)

  • 제23권4호
  • /
  • Pages.298-302
  • /
  • 2010
  • /
  • 1226-7945(pISSN)
  • /
  • 2288-3258(eISSN)
한국전기전자재료학회 (The Korean Institute of Electrical and Electronic Material Engineers)
권호 표지
DOI QR코드

DOI QR Code

SABiT 공법적용 인쇄회로기판의 은 페이스트 범프 크기 및 제작 조건에 따른 전기 저항 특성

Characterization of Electrical Resistance for SABiT Technology-Applied PCB : Dependence of Bump Size and Fabrication Condition

  • 송철호 (부산대학교 나노융합기술학과) ;
  • 김영훈 (부산대학교 나노융합기술학과) ;
  • 이상민 (부산대학교 나노융합기술학과) ;
  • 목지수 (삼성전기 기판사업부 기판선행개발팀) ;
  • 양용석 (부산대학교 나노융합기술학과)
  • 발행 : 2010.04.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

We investigated the resistance change behavior of SABiT (Samsung Advanced Bump interconnection Technology) technology-applied PCB (Printed Circuit Board) with the various bump sizes and fabrication conditions. Many testing samples with different bump size, prepreg thickness, number of print on the formation of Ag paste bump, were made. The resistance of Ag paste bump itself was calculated from the Ag paste resistivity and bump size, measured by using 4-point probe method and FE-SEM (Field Emission Scanning Electron Microscope), respectively. The contact resistance between Ag paste bump and conducting Cu line were obtained by subtracting the Cu line and bump resistances from the measured total resistance. It was found that the contact resistance drastically changed with the variation of Ag paste bump size and the contact resistance had the largest influence on total resistance. We found that the bump size and contact resistance obeyed the power law relationship. The resistance of a circuit in PCB can be estimated from this kind of relationship as the bump size and fabrication technique vary.

키워드

참고문헌

  1. K. Goto, T. Oguma, and Y. Fukuoka,“High-density printed circuit board using$B^2it^{TM}$ technology”, IEEE Transactions onAdvanced Packaging, Vol. 23, No. 3, p. 447,2000. https://doi.org/10.1109/6040.861559
  2. O. Shimada, K. Hisano, H. Iwasaki, M. Ishizuka,and Y. Fukuoka, “Thermal managementestimations for buried bump interconnectiontechnology printed wiring boards with bump(filled via) interconnection”, Proceedings ofInterSociety Conference on Thermal Phenomena,Seattle, p. 468, 1998.
  3. Y. Sato and Y. Fukuoka, “Buried bumpinterconnection technology printed circuitboard”, Japan Institute of ElectronicsPackaging, Vol. 2, No. 6, p. 454, 1999. https://doi.org/10.5104/jiep.2.454
  4. T. Suzuki, S. Tomekawa, T. Ogawa, D.Andoh, M. Tanahashi, and T. Ishida,“Interconnection technique of ALIVHsubstrate”, Proceedings of InternationalSymposium on Advanced PackagingMaterials, Georgia, p. 23, 2001.
  5. S. Ochi, F. Echigo, T. Nakamura, Y. Tomitaand D. Andoh, "A study of advancedALIVH(R) interconnection technology",Proceedings of International Symposium onAdvanced Packaging Materials, Georgia, p.356, 2002.
  6. H. Nakase, S. Oshima, T. Fujii, S. Kameda,Y. Isota, and K. Tsubouchi, "Balance typepair transmission line for 60-GHz band usingmulti-layer substrate", Electronics andCommunications in Japan, Part 2, Vol. 89, p.957, 2006.
  7. T. I. Shin, Y. C. Lin, J. G. Duh, T. Hsu, andW. S. Wu, “Electrical measurement of alead-free solder assembly after environmentaltests by SEM internal probing”, JOM, Vol.59, No. 7, p. 32, 2007 https://doi.org/10.1007/s11837-007-0086-4
  8. T. Mouthaan, “Semiconductor Deviced Explainedusing active simulation”, John Wiley & SonsLtd, Chichester, England, p. 11, 1999.