Characterization of Electrical Resistance for SABiT Technology-Applied PCB : Dependence of Bump Size and Fabrication Condition |
Song, Chul-Ho
(부산대학교 나노융합기술학과)
Kim, Young-Hun (부산대학교 나노융합기술학과) Lee, Sang-Min (부산대학교 나노융합기술학과) Mok, Jee-Soo (삼성전기 기판사업부 기판선행개발팀) Yang, Yong-Suk (부산대학교 나노융합기술학과) |
1 | K. Goto, T. Oguma, and Y. Fukuoka, “High-density printed circuit board using technology”, IEEE Transactions on Advanced Packaging, Vol. 23, No. 3, p. 447, 2000. DOI |
2 | O. Shimada, K. Hisano, H. Iwasaki, M. Ishizuka, and Y. Fukuoka, “Thermal management estimations for buried bump interconnection technology printed wiring boards with bump (filled via) interconnection”, Proceedings of InterSociety Conference on Thermal Phenomena, Seattle, p. 468, 1998. |
3 | Y. Sato and Y. Fukuoka, “Buried bump interconnection technology printed circuit board”, Japan Institute of Electronics Packaging, Vol. 2, No. 6, p. 454, 1999. DOI |
4 | T. Suzuki, S. Tomekawa, T. Ogawa, D. Andoh, M. Tanahashi, and T. Ishida, “Interconnection technique of ALIVH substrate”, Proceedings of International Symposium on Advanced Packaging Materials, Georgia, p. 23, 2001. |
5 | S. Ochi, F. Echigo, T. Nakamura, Y. Tomita and D. Andoh, "A study of advanced ALIVH(R) interconnection technology", Proceedings of International Symposium on Advanced Packaging Materials, Georgia, p. 356, 2002. |
6 | H. Nakase, S. Oshima, T. Fujii, S. Kameda, Y. Isota, and K. Tsubouchi, "Balance type pair transmission line for 60-GHz band using multi-layer substrate", Electronics and Communications in Japan, Part 2, Vol. 89, p. 957, 2006. |
7 | T. I. Shin, Y. C. Lin, J. G. Duh, T. Hsu, and W. S. Wu, “Electrical measurement of a lead-free solder assembly after environmental tests by SEM internal probing”, JOM, Vol. 59, No. 7, p. 32, 2007 DOI ScienceOn |
8 | T. Mouthaan, “Semiconductor Deviced Explained using active simulation”, John Wiley & Sons Ltd, Chichester, England, p. 11, 1999. |