DOI QR코드

DOI QR Code

A 2.5 V 109 dB DR ΔΣ ADC for Audio Application

  • Noh, Gwang-Yol (Dept. of Electronic Engineering, Sogang University) ;
  • Ahn, Gil-Cho (Dept. of Electronic Engineering, Sogang University)
  • 투고 : 2010.11.29
  • 발행 : 2010.12.31

초록

A 2.5 V feed-forward second-order deltasigma modulator for audio application is presented. A 9-level quantizer with a tree-structured dynamic element matching (DEM) was employed to improve the linearity by shaping the distortion resulted from the capacitor mismatch of the feedback digital-toanalog converter (DAC). A chopper stabilization technique (CHS) is used to reduce the flicker noise in the first integrator. The prototype delta-sigma analogto-digital converter (ADC) implemented in a 65 nm 1P8M CMOS process occupies 0.747 $mm^2$ and achieves 109.1 dB dynamic range (DR), 85.4 dB signal-to-noise ratio (SNR) in a 24 kHz audio signal bandwidth, while consuming 14.75 mW from a 2.5 V supply.

키워드

참고문헌

  1. M. Kim, G. Ahn, et al, “A 0.9 V 92 dB doublesampled switched-RC delta-sigma audio ADC,” Solid-State Circuits, IEEE Journal of, Vol.43, Issue 5, May 2008, pp.1195-1206. https://doi.org/10.1109/JSSC.2008.920329
  2. C. Enz, G. Temes, “Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization,” Proceedings of the IEEE, Vol.84, Issue 11, Nov. 1996, pp.1584-1614. https://doi.org/10.1109/5.542410
  3. I. Galton, “Spectral shaping of circuit error in digital-to-analog converters,” Circuits and Systems II: Analog and digital signal processing, IEEE Transactions on, Vol.44, Issue 10, Oct. 1997, pp.808-817. https://doi.org/10.1109/82.633435
  4. J. Silva, U. Moon, et al, “Wideband low-distortion delta-sigma ADC topology,” IEE Electronic Letters, Vol.37, Issue 12, June 2001, pp. 737-738. https://doi.org/10.1049/el:20010542
  5. Y. Yang, A. Chokhawala, et al, “A 114-dB 68 mW chopper-stabilized stereo multibit audio ADC in $5.62 mm^2$,” Solid-State Circuits, IEEE Journal of, Vol.38, Issue 12, Dec. 2003, pp.2061-2068. https://doi.org/10.1109/JSSC.2003.819164
  6. O. Choksi, L. Carley, “Analysis of switchedcapacitor common-mode feedback circuit,” Circuits and Systems II: Analog and digital signal processing, IEEE Transactions on, Vol.50, Issue 12, Dec. 2003, pp.906-917. https://doi.org/10.1109/TCSII.2003.820253