DOI QR코드

DOI QR Code

A 13.56 MHz Radio Frequency Identification Transponder Analog Front End Using a Dynamically Enabled Digital Phase Locked Loop

  • Choi, Moon-Ho (Department of Semiconductor Engineering, Chungbuk National University) ;
  • Yang, Byung-Do (Department of Semiconductor Engineering, Chungbuk National University) ;
  • Kim, Nam-Soo (Department of Semiconductor Engineering, Chungbuk National University) ;
  • Kim, Yeong-Seuk (Department of Semiconductor Engineering, Chungbuk National University) ;
  • Lee, Soo-Joo (System LSI Division, Samsung Electronics Co.) ;
  • Na, Kee-Yeol (Chungbuk Provincial College)
  • Published : 2010.02.28

Abstract

The analog front end (AFE) of a radio frequency identification transponder using the ISO 14443 type A standard with a 100% amplitude shift keying (ASK) modulation is proposed in this paper and verified by circuit simulations and measurements. This AFE circuit, using a 13.56 MHz carrier frequency, consists of a rectifier, a modulator, a demodulator, a regulator, a power on reset, and a dynamically enabled digital phase locked loop (DPLL). The DPLL, with a charge pump enable circuit, was used to recover the clock of a 100% modulated ASK signal during the pause period. A high voltage lateral double diffused metal-oxide semiconductor transistor was used to protect the rectifier and the clock recovery circuit from high voltages. The proposed AFE was fabricated using the $0.18\;{\mu}m$ standard CMOS process, with an AFE core size of $350\;{\mu}m\;{\times}\;230\;{\mu}m$. The measurement results show that the DPLL, using a demodulator output signal, generates a constant 1.695 MHz clock during the pause period of the 100% ASK signal.

Keywords

References

  1. International Organization for Standardization and International Electrotechnical Commission, ISO/IEC 14443. Identification Cards-Contactless Integrated Circuit Cards-Proximity Cards. Part 1, Physical Characteristics / Part 2, Radio Frequency Power and Signal Interface / Part 3, Initialization and Anticollision, 2nd ed. (ISO/IEC, Switzerland, 2008).
  2. Y. Li and J. Liu, IEEE international symposium on circuits and systems (ISCAS) (Kobe, Japan 2005 May 23-26, Institute of Electrical and Electronics Engineers) p. 5095.
  3. N. J. Cho, S. J. Song, S. Y. Kim, S. H. Kim, and H. J. Yoo, Proceedings of the 31st european solid-state circuits conference (ESSCIRC) (Grenoble, France 2005 Sep. 12-16, Institute of Electrical and Electronics Engineers) p. 279.
  4. K. Y. Na and Y. S. Kim, Curr. Appl. Phys. 9, 9 (2009) [DOI:10.1016/j.cap.2007.10.086].
  5. K. Finkenzeller, RFID Handbook: Fundamentals and Applications in Contactless Smart Cards and Identification, 2nd ed. (John Wiley and Sons, Chichester, England, 2003) p. 183.
  6. H. Yu and K. Najafi, IEEE international solid-state circuits conference (ISSCC). Digest of technical papers (San Francisco, CA, USA 2003 Feb. 9-13, IEEE Solid-State Circuits Society) p. 194.
  7. R. J. Baker and Institute of Electrical and Electronics Engineers, CMOS Circuit Design, Layout, and Simulation, 2nd ed. (IEEE Press, Piscataway, NJ, USA, 2008) p. 639.
  8. Z. Zhu, RFID Analog Front End Design Tutorial (version 0.0) (Auto-ID lab, University of Adelaide, Adelaide, South Australia, 2004).
  9. B. Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuits :Theory and Design (IEEE Press, New York, 1996) p. 327.

Cited by

  1. Modelling and Design of HF RFID Passive Transponders with Additional Energy Harvester vol.2013, 2013, https://doi.org/10.1155/2013/242840