Transactions on Electrical and Electronic Materials

The Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회)
권호 표지
DOI QR코드

DOI QR Code

Device Optimization of N-Channel MOSFETs with Lateral Asymmetric Channel Doping Profiles

  • Published : 2010.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we discuss design considerations for an n-channel metal-oxide-semiconductor field-effect transistor (MOSFET) with a lateral asymmetric channel (LAC) doping profile. We employed a $0.35\;{\mu}m$ standard complementary MOSFET process for fabrication of the devices. The gates to the LAC doping overlap lengths were 0.5, 1.0, and $1.5\;{\mu}m$. The drain current ($I_{ON}$), transconductance ($g_m$), substrate current ($i_{SUB}$), drain to source leakage current ($i_{OFF}$), and channel-hot-electron (CHE) reliability characteristics were taken into account for optimum device design. The LAC devices with shorter overlap lengths demonstrated improved $I_{ON}$ and $g_m$ characteristics. On the other hand, the LAC devices with longer overlap lengths demonstrated improved CHE degradation and $I_{OFF}$ characteristics.

Keywords

References

  1. B. Cheng, V. Ramgopal Rao, and J. C. S. Woo, IEEE Electron DeviceLett. 20, 538 (1999) [DOI: 10.1109/55.791935].
  2. D. G. Borse, M. Rani Kn, N. K. Jha, A. N. Chandorkar, J. Vasi, V.Ramgopal Rao, B. Cheng, and J. C. S. Woo, IEEE Trans. ElectronDevices 49, 1077 (2002) [DOI: 10.1109/TED.2002. 1003752].
  3. K. Narasimhulu, M. P. Desai, S. G. Narendra, and V. RamgopalRao, IEEE Trans. Electron Devices 51, 1416 (2004) [DOI: 10.1109/TED.2004.833589].
  4. K. Narasimhulu and V. Ramgopal Rao, Jpn. J. Appl. Phys. 44,2180 (2005) [DOI: 10.1143/JJAP.44.2180].
  5. K. Narasimhulu, D. K. Sharma, and V. Ramgopal Rao, IEEE Trans.Electron Devices 50, 2481 (2003) [DOI: 10.1109/TED.2003.820120].
  6. D. V. Kumar, K. Narasimhulu, P. S. Reddy, M. Shojaei-Baghini, D. K. Sharma, M. B. Patil, and V. Ramgopal Rao, IEEE Trans. Electron Devices 52, 1603 (2005) [DOI: 10.1109/TED.2005. 850941].
  7. S. Chakraborty, A. Mallik, C. K. Sarkar, and V. Ramgopal Rao,IEEE Trans. Electron Devices 54, 241 (2007) [DOI: 10.1109/TED.2006.888630].
  8. MEDICI User's Manual (Synopsys, Inc., Palo Alto, CA, USA, 2003).
  9. B. Cheng, V. Ramgopal Rao, B. Ikegami, and J. C. S. Woo, Proceedings of the 28th european solid-state device research conference (ESSDERC) (Bordeaux, France 1998 Sep. 8-10, European Solid-State Device Research Conference) p. 520.
  10. N. Hakim, V. Ramgopal Rao, J. Vasi, and J. C. S. Woo, IEEE Trans.Dev. Mat. Rel. 5, 127 (2005) [DOI: 10.1109/TDMR.2005. 843832].

Cited by

  1. Gate leakage reduction through the use of a gate-to-source/drain non-overlapped metal–oxide–semiconductor field-effect transistor structure vol.224, pp.4, 2010, https://doi.org/10.1177/1740349911404304