전기학회논문지 (The Transactions of The Korean Institute of Electrical Engineers)

  • 제58권10호
  • /
  • Pages.2059-2063
  • /
  • 2009
  • /
  • 1975-8359(pISSN)
  • /
  • 2287-4364(eISSN)
대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지

임베디드 스마트 응용을 위한 신경망기반 SoC

A SoC Based on a Neural Network for Embedded Smart Applications

  • 이봉규 (제주대학교 전산통계학과)
  • 발행 : 2009.10.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper presents a programmable System-On-a-chip (SoC) for various embedded smart applications that need Neural Network computations. The system is fully implemented into a prototyping platform based on Field Programmable Gate Array (FPGA). The SoC consists of an embedded processor core and a reconfigurable hardware accelerator for neural computations. The performance of the SoC is evaluated using a real image processing application, an optical character recognition (OCR) system.

키워드

참고문헌

  1. Pentland and T. Choudhury, 'Face recognition for smart environments,' IEEE computer, vol. 33, no. 2, pp. 50-55, Feb., 2000 https://doi.org/10.1109/2.820039
  2. J. M. Zurada, Introduction to Artificial Neural Systems, PWS publishing company, 1992
  3. T. Schoenauer, A. Jahnke, U. Roth and H. Klar, 'Digital Neurohardware Principals and Perspectives,' Neural Networks in Applications (NN'98), Magdeburg, pp. 101 - 106, 1998
  4. K. Mathia, J. Clark, B. Colbert and R. Saeks, 'Benchmarking and MIMD Neural Network Processor,' WCNN'96, San Diego, California, Sep., 1996
  5. Theocharides, G. Link, N. Vijaykrishnan, M. J. Irwin and W. Wolf, 'Embedded Hardware Face Detection', Proceedings of th 1 ih International Conference on VLSI Design (VLSID'04), Jan., 2004
  6. M. Brogatti, F. Lertora, B. Foret and L. Cali, 'A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O', IEEE J. Solid State Circuits, vol. 38, pp. 521-529, Mar. 2003 https://doi.org/10.1109/JSSC.2002.808288
  7. E. M. Oritigosa, A. Canas, E. Ros, P. M. Ortigosa, S. Mota and J. Diaz, 'Hardware description of multi layer perceptrons with different abstraction levels,' Microprocessors and Microsystems, vol. 30, pp. 435 - 444, 2006 https://doi.org/10.1016/j.micpro.2006.03.004
  8. S. Vitabile, V. Conti, F. Gennaro and F. Sorbello, 'Efficient MLP Digital Implementation on FPGA,' Proceedings of the 8th Euromicro conference on DSD, 2005
  9. A. Rosado Munoz, E. Soria Olivas, L. Gomez Chova and J. V. Frances, 'An IP Core and GUI Implementing Multilayer Perceptron with a Fuzzy Activation Function on Configurable Logic Devices,' Journal of Universal Computer Science, vol. 14, no. 10, pp. 1678 - 1694, 2008
  10. M. Pormann, M. Franzmeier, H. Kalte, U. Witkowski and U. Ruckert, 'A Reconfigurable SOM Hardware Accelerator,' ESANN'2002 proceedings, pp. 337 - 342, 2002
  11. M. Shabiul, M. S. Beg, M. S. Bhuyan and M. Othman, 'Design and Implementation of Discrete Cosine Transform Chip for Digital Comsumer Products,' IEEE Transaction on Consumer Electronics, vol. 52, no. 3, pp. 998 - 1003, 2006 https://doi.org/10.1109/TCE.2006.1706499
  12. P. G. D. Valle, D. Atienza, G. Paci and F. Poletti, 'Application of FPGA Emulation to SoC Floorplan and Packaging Exploration,' XXII Conference on Design of Circuits and Integrated System, pp. 236 - 240, 2007
  13. LEON2 processor user's manual, Gaisler Research, http://www.gaisler.com
  14. H. Nakajima, Y. Matsuo, M. Nagata and K. Saito, 'Portable Translator capable of Recognizing Characters on Signboard and Menu Captured by built in camera,' Proc. of the ACL Interactive Poster and Demonstration Sessions, pp. 61 - 64, June, 2005
  15. MT9V112 manual, Micron Technology Inc., http://www.micron.com