Browse > Article

A SoC Based on a Neural Network for Embedded Smart Applications  

Lee, Bong-Kyu (제주대학교 전산통계학과)
Publication Information
The Transactions of The Korean Institute of Electrical Engineers / v.58, no.10, 2009 , pp. 2059-2063 More about this Journal
Abstract
This paper presents a programmable System-On-a-chip (SoC) for various embedded smart applications that need Neural Network computations. The system is fully implemented into a prototyping platform based on Field Programmable Gate Array (FPGA). The SoC consists of an embedded processor core and a reconfigurable hardware accelerator for neural computations. The performance of the SoC is evaluated using a real image processing application, an optical character recognition (OCR) system.
Keywords
SoC (System-on-a-chip); FPGA; Neural Networks;
Citations & Related Records

Times Cited By SCOPUS : 0
연도 인용수 순위
  • Reference
1 M. Brogatti, F. Lertora, B. Foret and L. Cali, 'A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O', IEEE J. Solid State Circuits, vol. 38, pp. 521-529, Mar. 2003   DOI   ScienceOn
2 A. Rosado Munoz, E. Soria Olivas, L. Gomez Chova and J. V. Frances, 'An IP Core and GUI Implementing Multilayer Perceptron with a Fuzzy Activation Function on Configurable Logic Devices,' Journal of Universal Computer Science, vol. 14, no. 10, pp. 1678 - 1694, 2008
3 M. Shabiul, M. S. Beg, M. S. Bhuyan and M. Othman, 'Design and Implementation of Discrete Cosine Transform Chip for Digital Comsumer Products,' IEEE Transaction on Consumer Electronics, vol. 52, no. 3, pp. 998 - 1003, 2006   DOI   ScienceOn
4 H. Nakajima, Y. Matsuo, M. Nagata and K. Saito, 'Portable Translator capable of Recognizing Characters on Signboard and Menu Captured by built in camera,' Proc. of the ACL Interactive Poster and Demonstration Sessions, pp. 61 - 64, June, 2005
5 S. Vitabile, V. Conti, F. Gennaro and F. Sorbello, 'Efficient MLP Digital Implementation on FPGA,' Proceedings of the 8th Euromicro conference on DSD, 2005
6 Pentland and T. Choudhury, 'Face recognition for smart environments,' IEEE computer, vol. 33, no. 2, pp. 50-55, Feb., 2000   DOI   ScienceOn
7 K. Mathia, J. Clark, B. Colbert and R. Saeks, 'Benchmarking and MIMD Neural Network Processor,' WCNN'96, San Diego, California, Sep., 1996
8 E. M. Oritigosa, A. Canas, E. Ros, P. M. Ortigosa, S. Mota and J. Diaz, 'Hardware description of multi layer perceptrons with different abstraction levels,' Microprocessors and Microsystems, vol. 30, pp. 435 - 444, 2006   DOI   ScienceOn
9 M. Pormann, M. Franzmeier, H. Kalte, U. Witkowski and U. Ruckert, 'A Reconfigurable SOM Hardware Accelerator,' ESANN'2002 proceedings, pp. 337 - 342, 2002
10 T. Schoenauer, A. Jahnke, U. Roth and H. Klar, 'Digital Neurohardware Principals and Perspectives,' Neural Networks in Applications (NN'98), Magdeburg, pp. 101 - 106, 1998
11 LEON2 processor user's manual, Gaisler Research, http://www.gaisler.com
12 Theocharides, G. Link, N. Vijaykrishnan, M. J. Irwin and W. Wolf, 'Embedded Hardware Face Detection', Proceedings of th 1 ih International Conference on VLSI Design (VLSID'04), Jan., 2004
13 J. M. Zurada, Introduction to Artificial Neural Systems, PWS publishing company, 1992
14 P. G. D. Valle, D. Atienza, G. Paci and F. Poletti, 'Application of FPGA Emulation to SoC Floorplan and Packaging Exploration,' XXII Conference on Design of Circuits and Integrated System, pp. 236 - 240, 2007
15 MT9V112 manual, Micron Technology Inc., http://www.micron.com