Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A 10b 100MS/s 27.2mW $0.8mm^2$ 0.18um CMOS Pipeline ADC with Various Circuit Sharing Schemes

다양한 회로 공유기법을 사용하는 10비트 100MS/s 27.2mW $0.8mm^2$ 0.18um CMOS Pipeline ADC

  • Yoon, Kun-Yong (Dept. of Electronic Engineering, Sogang University) ;
  • Lee, Se-Won (Dept. of Electronic Engineering, Sogang University) ;
  • Choi, Min-Ho (Dept. of Electronic Engineering, Sogang University) ;
  • Lee, Seung-Hoon (Dept. of Electronic Engineering, Sogang University)
  • Published : 2009.04.25
Download PDF
⟨ Previous Next ⟩

Abstract

This work proposes a 10b 100MS/s 27.2mW $0.8mm^2$ 0.18um CMOS ADC for WLAN such as an IEEE 802.11n standard. The proposed ADC employs a three-stage pipeline architecture and minimizes power consumption and chip area by sharing as many circuits as possible. Two multiplying DACs share a single amplifier without MOS switches connected in series while the shared amplifier does not show a conventional memory effect. All three flash ADCs use only one resistor ladder while the second and third flash ADCs share all pre-amps to further reduce power consumption and chip area. The interpolation circuit employed in the flash ADCs halves the required number of pre-amps and an input-output isolated dynamic latch reduces the increased kickback noise caused by the pre-amp sharing. The prototype ADC implemented in a 0.18um n-well 1P6M CMOS process shows the DNL and INL within 0.83LSB and 1.52LSB at 10b, respectively. The ADC measures an SNDR of 52.1dB and an SFDR of 67.6dB at a sampling rate of 100MS/s. The ADC with an active die area of $0.8mm^2$ consumes 27.2mW at 1.8V and 100MS/s.

본 논문에서는 IEEE 802.11n 표준과 같은 근거리 무선통신망 응용을 위한 10비트 100MS/s 27.2mW $0.8mm^2$ 0.18um CMOS ADC를 제안한다. 제안하는 ADC는 고속 동작에 적합한 3단 파이프라인 구조를 기반으로 제작되었으며 각단에 공통적으로 사용되는 증폭기, 프리앰프 및 저항열을 최대한 효율적으로 공유함으로써 전력 소모 및 면적을 최소화하였다. 첫 번째 MDAC과 두 번째 MDAC에는 스위치 저항과 메모리 효과가 없는 증폭기 공유기법을 사용하였고, 세 개의 4비트 flash ADC에는 단 하나의 저항열만을 사용하는 동시에 두 번째 flash ADC와 세 번째 flash ADC에는 프리앰프를 공유하여 전력 소모와 면적을 최소화하였다. 보간 기법을 사용하여 요구되는 프리앰프의 수를 반으로 줄였으며, 프리앰프의 공유 및 보간 기법으로 인한 영향을 최소화하기 위해 낮은 킥-백 잡음을 갖는 비교기를 추가로 제안하였다. 제안하는 시제품 ADC는 0.18um 1P6M CMOS 공정으로 제작되었으며, 측정된 DNL 및 INL은 10비트 해상도에서 각각 최대 0.83LSB와 1.52LSB의 수준을 보이며, 동적 성능으로는 100MS/s의 동작 속도에서 각각 52.1dB의 SNDR과 67.6dB의 SFDR을 갖는다. 시제품 ADC의 칩 면적은 $0.8mm^2$이며 전력 소모는 1.8V 전원 전압을 인가하였을 때 100MS/s에서 27.2mW이다.

Keywords

References

  1. T. Paul and T. Ogunfumni, "WIreless LAN Comes of Age: Understanding the IEEE 802.11n Amendment," in IEEE Circuits and Systems Magazine, pp. 28-54, Jan. 2008
  2. Y. Park, S. Kartl:llkeyan, F. Tsay, and E. Bartolome, "A 10b 100MSample/s CMOS Pipelined ADC with 1.8V Power Supply," in ISSCC Dig. Tech Papers, Feb. 2001, pp. 580-583
  3. M. Boulemnakher, E. Andre, J. Roux, and F. Paillardet, "A 1.2V 4.5mW 10b 100MS/s Pipeline ADC in a 65nm CMOS," in ISSCC Dig. Tech Papers, Feb. 2008, pp. 250-251
  4. S. Shin, Y. You, S. Lee, K Moon, and J. Kim, "A Fully-Differential Zero-Crossing-Based 1.2V 10b 26MS/s Pipelined ADC in 65nm CMOS," in Symp. VISI Circuits Dig. Tech Papers, Jun. 2008, pp. 218-219
  5. J. Hu, N. Dolev, and B. Munnann, "A 9.4-bit, 50-MS/s, L44-mW Pipelined ADC using Dynamic Residue Amplification," in Symp. VISI Circuits Dig. Tech Papers, Jun. 2008, pp. 216-217
  6. P. N. Singh, A Kumar, C. Debnath, and R. Malik, "A 1.2v 11b 100Msps 15mW ADC realized using 2.5b pipelined stage followed by time interleaved SAR in 65nm digital CMOS process," in Proc CICC, Sept. 2008, pp. 305-308
  7. K. EI-Sankary and M. Sawall, "10-b 100-MS/s Two-Channel Time-Interleaved Pipelined ADC," in PrOG. CICC, Sept. 2006, pp. 217-220
  8. K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, "A 250-mW, 8-b, 52-Msamples/s para11el-pipelined AID converter with reduced number of amplifiers," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 312-320, Mar. 1997 https://doi.org/10.1109/4.557628
  9. J. Li, X. Zeng, L. Xie, J. Chen, J. Zhang, and Y. Guo, "A 1.8-V 22-mW 10-bit 30-MS/s Pipelined ADC for Low-Power Subsampling Applications," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 321-329, Mar. 2008 https://doi.org/10.1109/JSSC.2007.914253
  10. P. C. Yu, and H. Lee, "A 2.5-V, 12-b, 5-MSample/s Pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1854-1861, Dec. 1996 https://doi.org/10.1109/4.545805
  11. S. Ryu, B. Song, and K Bacrania, "A 10-bit 50-MS/s Pipelined ADC With Op amp Current Reuse," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 475-485, Mar. 2007 https://doi.org/10.1109/JSSC.2006.891718
  12. B. Min, P. Kim, D. Boisvert, and A Aude, "A 69mW 10b 80-MS/s Pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2031-2039, Dec. 2003 https://doi.org/10.1109/JSSC.2003.819166
  13. Y. Chiu, P. R. Gray, and B. Nikolic, "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139-2151, Dec. 2004 https://doi.org/10.1109/JSSC.2004.836232
  14. M. Waltari and K. A. I. Halonen, "l-V 9-Bit Pipelined Switched-Op amp ADC," IEEE J. Solid-State Circuits, vol. 36, no. 1, pp. 129-134, Jan. 2001 https://doi.org/10.1109/4.896237
  15. H. Kim, D. Jeong, and W. Kim, "A 30mW 8b 200MS/s Pipelined CMOS ADC Using a Switched-Op amp Technique," in ISSCC Dig. Tech Papers, Feb. 2005, pp. 284-285
  16. W. Song, H. Choi, S. Kwak, and B. Song, "A 10-b 20-Msample/s low-power CMOS ADC," IEEE J. Solid-State Circuits, vol. 30, no. 5, pp. 514-521, May 1995 https://doi.org/10.1109/4.384164
  17. C. Lane, "A 10-bit 60 Msps flash ADC," in Proc. Bipolar Circuits and Technology Meeting, Sept. 1989, pp. 44-47
  18. H. Alzaher and M. Ismail, "A CMOS fully balanced differential difference amplifier and its application," IEEE Transactions on Circuit and Systems II, vol. 48, no. 6, pp. 614-620, Jun. 2001 https://doi.org/10.1109/82.943332
  19. P. Figueiredo and J. C. Vital, "Kickback noise reduction technique for CMOS latched comparators," IEEE Transactions on Circuit and Systems II, vol. 53, no. 7, pp. 541-545, Jul. 2006 https://doi.org/10.1109/TCSII.2006.875308
  20. M. Boulemnakher, E. Andre, J. Roux, and F. Paillardet, "A 1.2V 4.5mW 10b looMS/s Pipeline ADC in a 65nm CMOS," in ISSCC Dig. Tech Papers, Feb. 2008, pp. 250-251
  21. K. Honda, M. Furuta, and S. Kawahito, "A Low-Power Low-Voltage 10-bit 100-MSample/s Pipeline M) Converter Using Capacitance Coupling Techniques," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 757-765, April. 2007 https://doi.org/10.1109/JSSC.2007.891683
  22. Young-Ju Kim, et al., "A Re-configurable 0.5V to 1.2V, 10MS/s to 100MS/s, Low-Power 10b 0.13um CMOS Pipeline ADC," in Pmc CICC, Sept. 2007, pp. 185-188