Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Design of a Sub-micron Locking Time Integer-N PLL Using a Delay Locked-Loop

지연고정루프를 이용한 $1{\mu}s$ 아래의 위상고정시간을 가지는 Integer-N 방식의 위상고정루프 설계

  • Published : 2009.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

A novel phase-locked loop(PLL) architecture of sub-micron locking time has been proposed. Input frequency is multiplied by using a delay-locked loop(DLL). The input frequency of a PLL is multiplied while the PLL is out of lock. The multiplied input frequency makes the PLL having a wider loop bandwidth. It has been simulated with a $0.18{\mu}m$ 1.8V CMOS process. The simulated locking time is $0.9{\mu}s$ at 162.5MHz and 2.6GHz, input and output frequency, respectively.

본 논문에서는 $1{\mu}s$이하의 아주 짧은 위상고정시간을 가지는 새로운 방식의 위상고정루프(Phase Locked Loop, PLL)를 제안하였다. 지연고정루프(Delay Locked Loop, DLL)를 사용하여 입력 주파수를 체배 시켜 위상 고정 루프가 보다 더 높은 루프 대역폭을 가지도록 하여 위상고정이 짧은 시간에 일어나도록 설계하였다. 제안한 위상고정루프는 기존의 위상고정루프와 지연고정루프, 주파수 체배기로 구성되었으며 전원전압은 1.8V를 사용했다. $0.18{\mu}m$ CMOS 공정으로 Hspice를 이용해서 시뮬레이션 했으며 채널 변환 시 위상고정 시간은 $0.9{\mu}s$이다. 입력과 출력 주파수는 각각 162.5MHz, 2.6GHz이다.

Keywords

References

  1. J. Lee and B. Kim, "A low-noise fast lock phase-locked loop with adaptive bandwidth control," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1137-1145, Aug. 2000 https://doi.org/10.1109/4.859502
  2. J. Dunning et aI., "An all-digital phase-locked loop with 50-cycle lock time suitable for high-performancc microprocessors," IEEE J. Solid-State Circuits, vol. 30, no. 4, pp.412-422, Apr. 1995 https://doi.org/10.1109/4.375961
  3. L. C. Liu and B. H. Li, "Fast locking scheme for PLL frequency synthesizer," Electronics Letters, vol. 40, no.15, pp. 918-920, July 2004 https://doi.org/10.1049/el:20045367
  4. Keliu Shu, Edgar Snchez-Sinencio, Jos Silva-Martnez and Sherif H. K. Embabi, "A 2.4-GHz Monolithic Fractional-N Frequency Synthesizer With Robust Phase-Switching Prescaler and Loop Capacitance Multiplier," IEEE J. Solid-State Circuits, vol. 38, no.6, pp. 866-874, June 2003 https://doi.org/10.1109/JSSC.2003.811875
  5. Ching-Yuan Yang, Shen-Juan Liu, "Fast- switching frequency synthesizer with a discriminator-aided phase detector" IEEE J. Solid-State Circuits, vol.35, NO. 10, Oct. 2000