Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

High Speed Serial Link Transmitter Using 4-PAM Signaling

4-PAM signaling을 이용한 high speed serial link transmitter

  • Published : 2009.11.25
Download PDF
⟨ Previous Next ⟩

Abstract

A high speed serial link transmitter using multi-level signaling is proposed. To achieve high data rate m high speed serial link, 4-pulse amplitude modulation (PAM) is used. By transmitting 2 bit data in each symbol time, high speed data transmission, two times than binary signaling, is achieved. The transmitter transmits current-mode output instead of voltage-mode output Current-mode output is much faster than voltage-mode output, so higher data transmission is available by increasing switching speed of driver. $2^5-1$ pseudo-random bit sequence (PRBS) generator is contained to perform built-in self test (BIST). The 4-PAM transmitter is designed in Dongbu HiTek $0.18{\mu}m$ CMOS technology and achieves 8 Gb/s, 160 mV of eye height with 1.8 V supply voltage. The transmitter consumes only 98 mW for 8 Gb/s transmission.

본 논문은 multi-level signaling을 이용한 high speed serial link transmitter에 관하여 제안하였다. High speed serial link에서 수 Gb/s를 달성하기 위해 4-pulse amplitude modulation (PAM) 을 사용하였다. 4-PAM은 4개의 level로 한 symbol time에 2 bit data를 전송함으로써 binary signaling보다 2배 빠른 data 전송이 가능해졌다. 제안된 4-PAM transmitter는 전압 output 대신 전류 output을 생성하며 이로 인해 driver의 switching time이 빨라져서 더 높은 속도의 transmitter를 구현할 수 있었다. $2^5-1$ pseudo-random bit sequence (PRBS) 생성기는 built-in self test (BIST)를 하기 위해 on-chip으로 설계되었다. 본 연구는 동부 하이텍 $0.18{\mu}m$ CMOS 공정을 통하여 설계되었으며 1.8 V supply voltage에서 eye 크기가 160 mV 이고 최대 동작 속도는 8 Gb/s이다. 칩 전체 면적은 $0.7\times0.6mm^2$이며 전력 소모는 98 mW이다.

Keywords

References

  1. W. J. Dally and J.poulton, "Transmitter equalization for 4 Gb/s signaling," in proc. Hot Interconnects Symp., pp.29-39, Aug 1996
  2. R Farjad-Rad et al, "A 0.4 ${\mu}m$ CMOS 10-Gb/s 4-PAM pre-emphasis serial link," IEEE Journal of Solid-state Circuits, vol. 34, pp. 580-585, May 1999 https://doi.org/10.1109/4.760366
  3. R Farjad-Rad et al, "A 0.3${\mu}m$ CMOS 8-Gb/s 4-PAM Serial Link Transceiver," IEEE Journal of Solid-state Circuits, vol. 35, pp. 757-763, May 2000 https://doi.org/10.1109/4.841504
  4. W. J. McFarland, "1-Gword/s Pseudorandom Word Generator", IEEE J. Solid-State Circuits, vol. 24, pp. 747-751, 1989 https://doi.org/10.1109/4.32036
  5. J. L. Zerbe et al, "1.6 Gb/s/pin 4-PAM Signaling and Circuits for a Multidrop Bus", IEEE Journal of Solid-state Circuits, pp. 752-760, May 2001 https://doi.org/10.1109/4.918912
  6. Jean Jiang and Fei Yuan, "A New CMOS Current-Mode Multiplexer for 10 Gb/s Serial Links", AICSP, vol. 44, pp. 61-76, 2005 https://doi.org/10.1007/s10470-005-1615-0
  7. B. Razavi, "Design of Integrated Circuits for Optical Communications," McGraw. Hill, pp. 337-340, 2003
  8. K. Farzan and David A. Johns, "A CMOS 7-Gb/s Power-Efficient 4-PAM Transmitter," ESSCIRC, pp. 235-238, 2002
  9. K. Farzan and David A. Johns, "A CMOS 10-Gb/s Power-Efficient 4-PAM Transmitter," IEEE Journal of Solid-state Circuits, vol. 39, pp. 529-532, Mar 2004 https://doi.org/10.1109/JSSC.2003.822898
  10. Minghai Li and Fei Yuan, "A New Fully Differential 4-PAM Current-Mode Transmitter for 10 Gb/s Serial Links in 0.13 um", MWCAS, pp. 1665-1668, 2005
  11. B. Razavi, "Design of Analog CMOS Integrated Circuits," McGraw. Hill, pp. 377-397, 2001