Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

High-performance Pipeline Architecture for Modified Booth Multipliers

Modified Booth 곱셈기를 위한 고성능 파이프라인 구조

  • 김수진 (한국외국어대학교 전자공학과) ;
  • 조경순 (한국외국어대학교 전자공학과)
  • Published : 2009.12.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes the high-performance pipeline architecture for modified Booth multipliers. The proposed multiplier circuits are based on modified Booth algorithm and pipeline architecture which are the most widely used techniques to accelerate the multiplication speed. In order to implement the optimally pipelined multipliers, many kinds of experiments have been conducted. The experimental results show that the speed improvement gain exceeds the area penalty and this trend is manifested as the number of pipeline stages increases. It is also important to insert the pipeline registers at the proper positions. We described the proposed modified Booth multiplier circuits in Verilog HDL and synthesized the gate-level circuits using 0.13um standard cell library. The resultant multiplier circuits show better performance than others. Since they operate at GHz ranges, they can be used in the application systems requiring extremely high performance such as optical communication systems.

본 논문은 modified Booth 곱셈기를 위한 고성능 파이프라인 구조를 제안하고 있다. 제안하는 곱셈기 회로는 곱셈 속도를 향상시키기 위해 가장 널리 사용되는 기술인 modified Booth 알고리즘과 파이프라인 구조에 기반을 두고 있다. 최적의 파이프라인 곱셈기를 구현하기 위해 많은 실험이 수행되었다. 파이프라인의 단 수가 증가할수록 회로 속도 향상율이 회로 크기 증가율보다 더 크며, 파이프라인 레지스터를 적절한 위치에 삽입하는 것이 중요하다는 사실이 실험 결과를 통해 확인되었다. 제안하는 modified Booth 곱셈기 회로를 Verilog HDL로 설계하였으며 0.13um 표준 셀 라이브러리를 이용하여 게이트 수준 회로로 합성하였다. 합성된 회로는 다른 곱셈기들에 비해 좋은 성능을 나타내었으며, GHz 범위에서 동작할 수 있으므로 광통신 시스템과 같은 극히 높은 성능을 필요로 하는 응용 시스템에서 사용될 수 있다.

Keywords

References

  1. Wen-Chang Yeh and Chein-Wei Jen, "High-speed Booth Encoded Parallel Multiplier Design," IEEE Trans. on Computers, vol. 49, isseu 7, pp. 692-701, July 2000 https://doi.org/10.1109/12.863039
  2. Jung-Yup Kang and Jean-Luc Gaudiot, "A Simple High-speed Multiplier Design," IEEE Trans. on Computers, vol. 55, issue 10, pp. 1253-1258, Oct. 2006 https://doi.org/10.1109/TC.2006.156
  3. Shiann-Rong Kuang, Jiun-Ping Wang and Cang-Yuan Guo, "Modified Booth Multipliers with A Regular Partial Product Array," IEEE Trans. on Circuit and Systems, vol. 56, Issue 5, pp. 404-408, May 2009 https://doi.org/10.1109/TCSII.2009.2019334
  4. Li-rong Wang, Shyh-Jye Jou and Chung-Len Lee, "A Well-structured Modified Booth Multiplier Design," IEEE International Symposium on VLSI Design, Automation and Test, pp. 85-88, April 2008
  5. A. A. Khatibzadeh, K. Raahemifar and M. Ahmadi, "A 1.8V 1.1GHz Novel Digital Multiplier," Cadadian Conference on Electrical and Computer Engineering, pp. 686-689, May 2005
  6. S. Hus, V. Venkatraman, S. Mathew, H. Kaul, M. Anders, S. Dighe, W. Burleson and R. Krishnamurthy, "A 2GHZ 13.6mW 12x9b Mutiplier for Energy Efficient FFT Accelerators," ESSCIRC Proc. of Solid-state Circuits, pp. 199-202, Sept. 2005
  7. Hwang-Cherng Chow and I-Chyn Wey, "A 3.3V 1GHz High Speed Pipelined Booth Multiplier," IEEE ISCAS Symposium on Circuits and Systems, vol. 1, pp. 457-460, May 2002
  8. A. Asati and Chandrashekhar, "An Improved High Speed Fully Piplined 500MHz 8x8 Baugh Wooley Multiplier Design Using 0.6um CMOS TSPC Logic Design Style," IEEE Third International Conference on Industrial and Information Systems, pp. 1-6, Dec. 2008
  9. M. Aguirre-Hernandez and M. Linarse-Aranda, "Energy-efficient High-speed CMOS Pipelined Multiplier," 5th International Conference on Electrical Engineering, Computing Science and Automatic Control, pp. 460-464, Nov. 2008
  10. Yung-chin Liang, Ching-ji Huang and Wei-bin Yang, "A 320-MHz 8bit x 8bit Pipelined Multiplier in Ultra-low Supply Voltage," IEEE Asian Solid-state Circuits, pp. 73-76, Nov. 2008
  11. S. B. Tatapudi and J. G. Delgado-Frias, "Designing Pipelined Systems with a Clock Period Approaching Pipline Register Delay," 48th Midwest Symposium on Circuits and Systems, vol. 1, pp. 871-874, Aug. 2005
  12. A. D. Booth, "A Signed Binary Multiplication Technique," Quarterly J. Mechanical and Applied Math, vol. 4, pp.236-240, 1951 https://doi.org/10.1093/qjmam/4.2.236
  13. M. D. Ercegovac and T. Lang, Digital Arithmetic, Morgan Kaufmann Publishersm Los Altos, CA 94022, USA, 2003
  14. C. S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Trans. on Computers. vol. BC13, pp. 14-17, Feb. 1964