대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

저비용 내장형 멀티미디어 프로세서를 위한 분할 레지스터 접근 구조

A Partial Access Mechanism on a Register for Low-cost Embedded Multimedia ASIP

  • 조민영 (연세대학교 전기전자공학과) ;
  • 정하영 (연세대학교 전기전자공학과) ;
  • 이용석 (연세대학교 전기전자공학과)
  • Joe, Min-Young (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Jeong, Ha-Young (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Lee, Yong-Surk (Department of Electrical and Electronic Engineering, Yonsei University)
  • 발행 : 2008.09.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 저비용 내장형 멀티미디어 프로세서를 위한 레지스터 분할 접근 구조를 제안한다. 저비용 내장형 시스템에서 SIMD 명령어 지원은 SIMD 지원 레지스터 파일과 실행유닛들의 추가에 따른 비용의 증가 때문에 적용이 어렵다. 제안한 구조는 하드웨어의 부담을 최소화하면서 SIMD 연산 수행을 지원하여 전체적인 성능을 향상 시킬 수 있는 구조다. ASIP을 설계하여 제안한 구조를 적용시켰으며 DSP 벤치마크에서 명령어 적용에 따른 실행 사이클의 변화를 비교하였다. 설계한 ASIP을 TSMC 0.25$\mu$m 공정으로 합성하여 제안한 구조 적용에 따른 면적 증가 및 전체적인 성능 향상을 분석하였다. 실험 결과 제안한 구조는 성능은 약 38% 향상되었고, 면적은 13.4% 증가하였다.

In this paper, we propose a partial access mechanism for low cost multimedia processors. Due to the cost increase of adding the SIMD register files and the execution blocks, we experience difficulties applying the SIMD instructions to low cost multimedia embedded processors. The proposed mechanism has the advantages of decreasing the cost burden of the additional hardware and enhancing total performance of the SIMD operation. We designed the ASIP in which the mechanism is applied and compared the latency of the SIMD operation regarding the use of instruction sets in the DSP benchmark. Then, we analyzed the total performance enhancement and the reduction in area burden by synthesizing the ASIP using 0.25um TSMC CMOS technology. As a result, there are approximately a 38% of performance increase and a 13.4% of area increase according to the proposed mechanism simulation.

키워드

참고문헌

  1. A. Peleg, U. Weiser, I. Center, and I. Haifa, "MMX technology extension to the Intel architecture," Micro, IEEE, vol.16, no. 4, pp.42-50, 1996
  2. S. Raman, V. Pentkovski, and J. Keshava, "Implementing streaming SIMD extensions on the Perntium III processor," Micro, IEEE, vol. 20, no. 4, pp.47-57, 2000. https://doi.org/10.1109/40.865866
  3. S. Oberman, G. Faver, F. Weber, A. Inc, and C. Sunnyvale, "AMD 3DNow! technology: architecture and implementations," Micro, IEEE, vol.19, no.2, pp.37-48, 1999 https://doi.org/10.1109/40.755466
  4. M.Tremblay,J.Narayanan,andV.He, "VIS speeds new media processing," Micro, IEEE, vol.16, no.4, pp.10-20, 1996
  5. S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr, "Soft SIMD-Exploiting Subword Parallelism Using Source Code Transformations," Design Automation and Test in Europe Conference and Exhibition, pp.1-6, 2007
  6. Zhou, E. Q. Li and Y.-K. Chen, "Implementation of H.264 Decoder on General-Purpose Processors with Media Instructions", in Proc. of SPIE Conf. on Image and Video Communications and Processing, vol. 5022, pp.224-235, Jan. 2003
  7. A. Hoffmann, H. Meyr, andR. Leupers, "Architecture Exploration for Embedded Processors with LISA", Springer, 2002
  8. A. Hoffmann, "A Novel Methodology for the Design of Application Specific Integrated Processors (ASIP) Using a Machine Description Language," IEEE Trans. on Computer Aided Design, Month 2001
  9. A. Hoffmann, "A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using the Machine Description Language LISA," International Conference on Computer- Aided Design, pp.625-630, San Jose, CA, USA, Nov. 2001