Browse > Article

A Partial Access Mechanism on a Register for Low-cost Embedded Multimedia ASIP  

Joe, Min-Young (Department of Electrical and Electronic Engineering, Yonsei University)
Jeong, Ha-Young (Department of Electrical and Electronic Engineering, Yonsei University)
Lee, Yong-Surk (Department of Electrical and Electronic Engineering, Yonsei University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.45, no.9, 2008 , pp. 50-56 More about this Journal
Abstract
In this paper, we propose a partial access mechanism for low cost multimedia processors. Due to the cost increase of adding the SIMD register files and the execution blocks, we experience difficulties applying the SIMD instructions to low cost multimedia embedded processors. The proposed mechanism has the advantages of decreasing the cost burden of the additional hardware and enhancing total performance of the SIMD operation. We designed the ASIP in which the mechanism is applied and compared the latency of the SIMD operation regarding the use of instruction sets in the DSP benchmark. Then, we analyzed the total performance enhancement and the reduction in area burden by synthesizing the ASIP using 0.25um TSMC CMOS technology. As a result, there are approximately a 38% of performance increase and a 13.4% of area increase according to the proposed mechanism simulation.
Keywords
ASIP; SIMD;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Hoffmann, "A Novel Methodology for the Design of Application Specific Integrated Processors (ASIP) Using a Machine Description Language," IEEE Trans. on Computer Aided Design, Month 2001
2 A. Hoffmann, "A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using the Machine Description Language LISA," International Conference on Computer- Aided Design, pp.625-630, San Jose, CA, USA, Nov. 2001
3 S. Raman, V. Pentkovski, and J. Keshava, "Implementing streaming SIMD extensions on the Perntium III processor," Micro, IEEE, vol. 20, no. 4, pp.47-57, 2000.   DOI   ScienceOn
4 Zhou, E. Q. Li and Y.-K. Chen, "Implementation of H.264 Decoder on General-Purpose Processors with Media Instructions", in Proc. of SPIE Conf. on Image and Video Communications and Processing, vol. 5022, pp.224-235, Jan. 2003
5 A. Hoffmann, H. Meyr, andR. Leupers, "Architecture Exploration for Embedded Processors with LISA", Springer, 2002
6 S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr, "Soft SIMD-Exploiting Subword Parallelism Using Source Code Transformations," Design Automation and Test in Europe Conference and Exhibition, pp.1-6, 2007
7 M.Tremblay,J.Narayanan,andV.He, "VIS speeds new media processing," Micro, IEEE, vol.16, no.4, pp.10-20, 1996
8 A. Peleg, U. Weiser, I. Center, and I. Haifa, "MMX technology extension to the Intel architecture," Micro, IEEE, vol.16, no. 4, pp.42-50, 1996
9 S. Oberman, G. Faver, F. Weber, A. Inc, and C. Sunnyvale, "AMD 3DNow! technology: architecture and implementations," Micro, IEEE, vol.19, no.2, pp.37-48, 1999   DOI   ScienceOn