Journal of the Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회논문지)

The Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회)
권호 표지
DOI QR코드

DOI QR Code

Reliability Analysis for Deuterium Incorporated Gate Oxide Film through Negative-bias Temperature Instability and Hot-carrier Injection

Negative-bias Temperature Instability 및 Hot-carrier Injection을 통한 중수소 주입된 게이트 산화막의 신뢰성 분석

  • 이재성 (위덕대학교 정보통신공학부)
  • Published : 2008.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper is focused on the improvement of MOS device reliability related to deuterium process. The injection of deuterium into the gate oxide film was achieved through two kind of method, high-pressure annealing and low-energy implantation at the back-end of line, for the purpose of the passivation of dangling bonds at $SiO_2/Si$ interface. Experimental results are presented for the degradation of 3-nm-thick gate oxide ($SiO_2$) under both negative-bias temperature instability (NBTI) and hot-carrier injection (HCI) stresses using P and NMOSFETs. Annealing process was rather difficult to control the concentration of deuterium. Because when the concentration of deuterium is redundant in gate oxide excess traps are generated and degrades the performance, we found annealing process did not show the improved characteristics in device reliability, compared to conventional process. However, deuterium ion implantation at the back-end process was effective method for the fabrication of the deuterated gate oxide. Device parameter variations under the electrical stresses depend on the deuterium concentration and are improved by low-energy deuterium implantation, compared to conventional process. Our result suggests the novel method to incorporate deuterium in the MOS structure for the reliability.

Keywords

References

  1. Y. Mitani, H. Satake, H. Itoh, and A. Toriumi, 'Suppression of stress-induced leakage current after Fowler-Nordheim stressing by deuterium pyrogenic oxidation and deuterium poly-Si deposition', IEEE Trans. Electron Devices, Vol. 49, p. 1192, 2002 https://doi.org/10.1109/TED.2002.1013275
  2. Z. Chen, K. Hess, J. Lee, J. W. Lyding, E. Rosenbaum, I. Kizilyalli, S. Chetlur, and R. Huang, 'On the mechanism for interface trap creation in MOS transistors due to channel hot carrier stressing', IEEE Electron Device Lett., Vol. 21, p. 24, 2000 https://doi.org/10.1109/55.817441
  3. K. Hess, I. C. Kizilyalli, and J. W. Lyding, 'Giant isotope effect in hot electron degradation of metal oxide silicon devices', IEEE Trans. Electron Devices, Vol. 45, p. 406, 1998 https://doi.org/10.1109/16.658674
  4. J. W. Lyding, K. Hess, and I. C. Kizilyalli, 'Reduction of hot electron degradation in MOS transistors by deuterium processing', Appl. Phys. Lett., Vol. 68, p. 2526, 1996 https://doi.org/10.1063/1.116172
  5. M. H. Lee, C. H, Lin, and C. W. Liu, 'Novel methods to incorporate deuterium in the MOS structures', IEEE Electron Device Lett., Vol. 22, p. 519, 2001 https://doi.org/10.1109/55.962649
  6. J. Wu, E. Rosenbaum, B. MacDonald, E. Li, B. Tracy, and P. Fang, 'Anode hole injection versus hydrogen release: The mechanism for gate oxide breakdown', IEEE Int. Reliability Physics Symp., San Jose, CA, p. 27, 2000
  7. W. F. Clark, T. G. Ference, T. B. Hook, K. M. Watson, S. W. Mitti, and J. S. Burnham, 'Process stability of deuterium-annealed MOSFET's', IEEE Electron Device Lett., Vol. 20, p. 48, 1999 https://doi.org/10.1109/55.737570
  8. J.-S. Lee and W.-G. Lee, 'Generation of oxide fixed charge in thin gate oxide incorporation with hydrogen/deuterium during negative-bias temperature instability (NBTI) stress', Journal of the Korean Physical Society, Vol. 45, No. 5, p. 1224, 2004