Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A CMOS 16:1 Binary-Tree Multiplexer applying Delay Compensation Techniques

딜레이 보상 기법을 적용한 바이너리-트리 구조의 CMOS 16:1 멀티플렉서

  • Shon, Kwan-Su (Program in Micro/Nano Systems, Korea University) ;
  • Kim, Gil-Su (Dept. of Electronics and Computer Eng., Korea University) ;
  • Kim, Kyu-Young (Dept. of Electronics and Computer Eng., Korea University) ;
  • Kim, Soo-Won (Dept. of Electronics and Computer Eng., Korea University)
  • 손관수 (고려대학교 마이크로/나노시스템협동과정) ;
  • 김길수 (고려대학교 전자컴퓨터공학과) ;
  • 김규영 (고려대학교 전자컴퓨터공학과) ;
  • 김수원 (고려대학교 전자컴퓨터공학과)
  • Published : 2008.02.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes a CMOS 16:1 binary-tree multiplexer(MUX) using $0.18-{\mu}m$ technology. To provide immunity for wide frequency range and process-and-temperature variations, the MUX adopts several delay compensation techniques. Simulation results show that the proposed MUX maintains the setup margins and hold margins close to the optimal value, i.e., 0.5UI, in wide frequency-range and in wide process-and-temperature variations, with standard deviation of 0.05UI approximately. These results represent that these proposed delay compensations are effective and the reliability is much improved although CMOS logic circuits are sensitive to those variations. The MUX is fabricated using $0.18-{\mu}m$ CMOS process, and tested with a test board. At power supply voltage of 1.8-V, maximum data-rate and area of the MUX is 1.65-Gb/s and 0.858 $mm^2$, respectively. The MUX dissipates a power of 24.12 mW, and output eye opening is 272.53 mV, 266.55 ps at 1.65-Gb/s operation.

본 논문에서는 CMOS $0.18-{\mu}m$ 공정을 이용한 16:1 바이너리-트리 멀티플렉서(MUX)를 기술한다. 본 MUX는 넓은 동작속도 범위와 공정-온도 변화에서도 둔감하게 동작할 수 있도록 여러 딜레이 보상 기법들을 적용하였다. 제안하는 MUX는 넓은 동작속도 범위와 공정-온도 변화에서도 셋업 마진과 홀드 마진이 최적 값인 0.5UI를 약 0.05UI의 표준편차 내에서 유지할 수 있음을 모의실험을 통하여 확인하였다. 이러한 결과는 CMOS 로직 회로의 특성이 민감하게 변화함에도 불구하고 제안된 딜레이 보상 기법이 효과적으로 적용되었으며, 따라서 회로의 신뢰성이 매우 향상되었음을 나타낸다. 본 MUX는 $0.18-{\mu}m$ CMOS 공정을 이용하여 제작되었으며, 테스트 보드로 검증되었다. 전원 전압이 1.8-V인 환경에서, MUX의 최대 data-rate과 면적은 각각 1.65-Gb/s와 0.858 $mm^2$이고, 24.12 mW의 전력을 소모하며, 출력 eye opening은 1.65-Gb/s의 동작 환경에서 272.53 mV, 266.55 ps으로 측정되었다.

Keywords

References

  1. T. Palkert, "A review of current standards activities for high speed physical layers," Proc. 5th International Workshop on System-on-Chip for Real-Time Applications, pp. 495-499, July 2005
  2. Jinwook Kim, Jeongsik Yang, Sangjin Byun, Hyunduk Jun, Jeongkyu Park, Cormac S. G. Conroy, and Beomsup Kim, "A Four-Channel 3.125-Gb/s/ch CMOS Serial-Link Transceiver With a Mixed-Mode Adaptive Equalizer," IEEE J. Solid-State Circuits, vol. 40, no. 2, Feb. 2005
  3. C. L. Stout and J. Doernberg, "10 Gb/s silicon bipolar 8 : 1 multiplexer and 1 : 8 demultiplexer," IEEE J. Solid-State Circuits, vol. 28, no. 3, pp. 339-343, March 1993 https://doi.org/10.1109/4.210001
  4. A. Hendarman, E. A. Sovero, X. Xu, and K. Witt, "STS-768 multiplexer with full rate output data retimer in InP HBT," 24th Annual Technical Digest Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp. 211-214, Oct. 2002
  5. J. Cao, M. Green, A. Momtaz, K. Vakilian, D. Chung, J. K.-C., M. Caresosa, X. Wang, T. W-Guan, C. Yijun, L. Fujimori, and A. Hairapetian, "OC-192 transmitter and receiver in standard 0.18-$\mu$m CMOS," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1768-1780, Dec. 2002 https://doi.org/10.1109/JSSC.2002.804336
  6. B. Razavi, Design of Integrated Circuits for Optical Communications, McGraw-Hill, New York, 2002
  7. P. Heydari, R. Mohanavelu, "Design of ultrahigh-speed low-voltage CMOS CML buffers and latches," IEEE Trans. VLSI Systems, vol. 12, no. 10, pp. 1081-1093, Oct. 2004 https://doi.org/10.1109/TVLSI.2004.833663