한국정보통신학회논문지 (Journal of the Korea Institute of Information and Communication Engineering)

  • 제12권12호
  • /
  • Pages.2286-2292
  • /
  • 2008
  • /
  • 2234-4772(pISSN)
  • /
  • 2288-4165(eISSN)
한국정보통신학회 (The Korea Institute of Information and Commucation Engineering)
권호 표지
DOI QR코드

DOI QR Code

RS(23,17) 리드-솔로몬 복호기 설계

Design of a RS(23,17) Reed-Solomon Decoder

  • 강성진 (한국기술교육대학교 정보기술공학부)
  • 발행 : 2008.12.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 MB-OFDM(Multiband-Orthogonal Frequency Division Multiplexing) 시스템에서 사용되는 RS(23,17) 부호에 대한 복호기의 최적 구조를 제안하고, 설계하였다. 제안된 복호기 구조는 파이프 라인 구조를 갖는 수정된 유클리드(Modified Euclidean) 알고리즘을 사용하며, MB-OFDM 시스템에 최적화되어 작은 복호 지연(latency) 및 하드웨어 복잡도를 가진다. 제안된 복호기는 Verilog HDL을 사용하여 구현되었고, 삼성 65nm library를 이용하여 합성하였다. 350MHz로 합성했을 때 timing violation이 발생하지 않았기 때문에, 실제 ASIC을 제작해도 250MHz까지 동작하며, gate count는 20,710로 나타났다.

In this paper, we design a RS(23,17) decoder for MB-OFDM(Multiband-Orthogonal Frequency Division Multiplexing) system, in which Modified Euclidean(ME) algorithm is adopted for key equation solver block. The proposed decoder has been optimized for MB-OFDM system so that it has less latency and hardware complexity. Additionally, we have implemented the proposed decoder using Verilog HDL and synthesized with Samsung 65nm library. From synthesis results, it can operate at clock frequency of 250MHz, and gate count is 20,710.

키워드

참고문헌

  1. International Standard, ISO/IEC 26907:2007(E), "Information technology - Telecommunications and information exchange between systems - High Rate Ultra Wideband PHY and MAC Standard"
  2. S. B. Wicker, Error Control Systems for Digital Communication and Storage, Englewood Cliffs, NJ, Prentice-Hall, 1995
  3. H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen, and I. S. Reed, "A VLSI design of a pipeline Reed-Solomon decoder", IEEE Trans. Comput., vol. C-34, no. 5, pp. 393-403, May 1985 https://doi.org/10.1109/TC.1985.1676579
  4. H. Lee, "Modified Euclidean algorithm block for high- speed Reed-Solomon decoder", Electron. Lett., 37, pp. 903-904, 2001 https://doi.org/10.1049/el:20010628
  5. H. Lee, "High-speed VLSI architecture for parallel Reed-Solomon decoder", IEEE Trans. Very Large Scale (VLSI) Integr. Syst., vol. 11, no. 2, pp. 288-294, Apr. 2003 https://doi.org/10.1109/TVLSI.2003.810782
  6. S. W. Choi, S. S. Choi, H. Lee, "RS decoder architecture for UWB," IEEE ICACT 2006, pp. 805-808, 2006
  7. J. H. Baek and M. H. SunWoo, "New degree computationless modified Euclid's algorithm and architecture for Reed-Solomon decoder", IEEE Trans. Very Large Integr. (VLSI) Syst., vol. 14, no. 8, pp 915-920, Aug. 2006 https://doi.org/10.1109/TVLSI.2006.878484
  8. Hyeong-Ju Kang, In-Cheol Park, "A high-speed and low-latency Reed-Solomon decoder based on a dual-line structure", IEEE International Conference on Acousitcs, Speech, and Signal Processing, vol. 3, pp. 3180-3183, May. 2002
  9. S. Lin, D. J. Costello, Error Control Coding: Fundamentals and Applications, Prentice-Hall, 1983

피인용 문헌

  1. FSM을 이용한 수정된 유클리드 알고리즘 설계 vol.11, pp.6, 2008, https://doi.org/10.5762/kais.2010.11.6.2202