Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Low-Power CMOS Continuous-Time Sigma-Delta Modulator for UMTS Receivers

UMTS용 수신기를 위한 저 전력 CMOS 연속-시간 시그마-델타 모듈레이터

  • Lim, Jin-Up (University of Seoul, Department of Electrical and Computer Engineering) ;
  • Choi, Joong-Ho (University of Seoul, Department of Electrical and Computer Engineering)
  • 임진업 (서울시립대학교 전자전기컴퓨터공학부) ;
  • 최중호 (서울시립대학교 전자전기컴퓨터공학부)
  • Published : 2007.08.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a low power CMOS continuous-time $\Sigma\Delta$ (sigma-delta) modulator for UMTS receivers. The loop filter of the continuous-time $\Sigma\Delta$ modulator consists of an active-RC filter which performs high linearity characteristics and has a simple tuning circuit for low power operating system The architecture of this modulator is the $3^{rd}-order$ 4-bit single loop configuration with a 24 of OSR (Oversampling Ratio) to increase the power efficiency. The modulator includes a half delay feedback path to compensate the excess loop delay. The experimental results of the modulator are 71dB, 65dB and 74dB of the peak SNR, peak SMR and dynamic range, respectively. The continuous-time $\Sigma\Delta$ modulator is fabricated in a 0.18-um 1P4M CMOS standard process and dissipates 15mW for a single supply voltage of 1.8V.

본 논문에서는 UMTS용 수신기를 위한 저 전력 CMOS 연속-시간 시그마-델타 모듈레이터에 대해 논한다. 저 전력 동작수행을 위한 연속 시간 모듈레이터의 루프 필터는 선형성이 우수하고, 튜닝 회로가 비교적 간단한 active-RC 필터로 구성하였다. 본 모듈레이터의 구조는 전력 효율을 높이기 위해 24의 OSR (Oversampling Ratio)의 3차 4비트 단일 루프로 구성하였고, 초과 루프 지연 시간에 의한 성능 저하를 방지하기 위해 반주기 지연 제환 경로를 추가하였다. 제작한 회로의 SNR, SNDR, Dynamic range는 각각 71dB, 65dB, 74dB로 측정되었다. 설계한 연속-시간 시그마-델타 모듈레이터는 0.18-um CMOS 표준공정으로 제작하였고, 1.8V의 단일 전원 전압에서 15mW의 전력을 소모한다.

Keywords

References

  1. S. R. Northway, R. Schreier, and G. C. Temes, Delta-Sigma Data Converter-Theory, Design and Simulation. Piscataway, NJ: IEEE Press, 1996
  2. M. Ortmanns and F. Gerfers, Continuous-Time Sigma-Delta A/D Conversion-Fundamentals, Performance Limits and Robust Implementations. Springer, 2006
  3. R. van Veldhoven, K. Phillips, and B. Minnis, 'A 3.3-mW modulator for UMTS in 0.18-${\mu}m$ CMOS with 70-dB dynamic range in 2-MHz bandwidth,' IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.222-223, 2002
  4. M. R. Miller and C. S. Petrice, 'A multibit sigma-delta ADC for multimode receivers,' IEEE Jour. Solid State Circuits, vol. 38, no. 3, pp.475-482, Mar. 2003 https://doi.org/10.1109/JSSC.2002.808321
  5. P. Rombouts, J. De Maeyer, and L. Weyber, 'A 250-kHz 94-dB double-sampling ${\sigma}{\delta}$ modulation A/D converter with a modified noise transfer function,' IEEE Jour. Solid State Circuits, vol. 38, no. 10, pp.1657-1662, Oct. 2003 https://doi.org/10.1109/JSSC.2003.817600
  6. J. Lim and J. Choi, 'A low-power sigma-delta modulator for wireless communication receivers using adaptive biasing circuitry and cascaded comparator scheme,' Analog Integrated Circuits and Signal Processing, vol. 49, pp. 359-365, Dec. 2006 https://doi.org/10.1007/s10470-006-9068-7
  7. J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion-Theory, Practice and Fundamental Performance Limits, Klewer Academic Publishers, 2000
  8. M. S. Kappers, 'A 2.2-mW CMOS bandpass continuous-time multibit ${\delta}-{\sigma}$ ADC with 68dB of dynamic range and 1-MHz bandwidth for wireless applications,' IEEE Jour. Solid State Circuits, vol. 38, no. 7, pp.1098-1104, July 2003 https://doi.org/10.1109/JSSC.2003.813246
  9. S. Yan and E. Sanchez-Sinencio, 'A continuous-time modulator with 88-dB dynamic range and 1.1MHz signal bandwidth,' IEEE Jour. Solid State Circuits, vol. 39, no. 1, pp.75-86, Jan. 2004 https://doi.org/10.1109/JSSC.2003.820856
  10. L. J. Breems, R. Rutten, and G. Wetzker, 'A cascaded continuous-time ${\sigma}{\delta}$ modulator with 67-dB dynamic range in 10-MHz bandwidth,' IEEE Jour. Solid State Circuits, vol. 39, no. 12, pp.2152-2160, Dec. 2004 https://doi.org/10.1109/JSSC.2004.836245
  11. A. V. Bosch et al., 'A 10-bit 1-Gsample/s nyquist current-steering CMOS D/A converter,' IEEE Jour. Solid State Circuits, vol. 36, no. 3, pp.315-324, Mar. 2001 https://doi.org/10.1109/4.910469