Browse > Article

A Low-Power CMOS Continuous-Time Sigma-Delta Modulator for UMTS Receivers  

Lim, Jin-Up (University of Seoul, Department of Electrical and Computer Engineering)
Choi, Joong-Ho (University of Seoul, Department of Electrical and Computer Engineering)
Publication Information
Abstract
This paper presents a low power CMOS continuous-time $\Sigma\Delta$ (sigma-delta) modulator for UMTS receivers. The loop filter of the continuous-time $\Sigma\Delta$ modulator consists of an active-RC filter which performs high linearity characteristics and has a simple tuning circuit for low power operating system The architecture of this modulator is the $3^{rd}-order$ 4-bit single loop configuration with a 24 of OSR (Oversampling Ratio) to increase the power efficiency. The modulator includes a half delay feedback path to compensate the excess loop delay. The experimental results of the modulator are 71dB, 65dB and 74dB of the peak SNR, peak SMR and dynamic range, respectively. The continuous-time $\Sigma\Delta$ modulator is fabricated in a 0.18-um 1P4M CMOS standard process and dissipates 15mW for a single supply voltage of 1.8V.
Keywords
Continuous-time; Sigma-delta modulator; UMTS; Single-loop; CMOS;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. Lim and J. Choi, 'A low-power sigma-delta modulator for wireless communication receivers using adaptive biasing circuitry and cascaded comparator scheme,' Analog Integrated Circuits and Signal Processing, vol. 49, pp. 359-365, Dec. 2006   DOI
2 R. van Veldhoven, K. Phillips, and B. Minnis, 'A 3.3-mW modulator for UMTS in 0.18-${\mu}m$ CMOS with 70-dB dynamic range in 2-MHz bandwidth,' IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.222-223, 2002
3 L. J. Breems, R. Rutten, and G. Wetzker, 'A cascaded continuous-time ${\sigma}{\delta}$ modulator with 67-dB dynamic range in 10-MHz bandwidth,' IEEE Jour. Solid State Circuits, vol. 39, no. 12, pp.2152-2160, Dec. 2004   DOI   ScienceOn
4 J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion-Theory, Practice and Fundamental Performance Limits, Klewer Academic Publishers, 2000
5 M. Ortmanns and F. Gerfers, Continuous-Time Sigma-Delta A/D Conversion-Fundamentals, Performance Limits and Robust Implementations. Springer, 2006
6 A. V. Bosch et al., 'A 10-bit 1-Gsample/s nyquist current-steering CMOS D/A converter,' IEEE Jour. Solid State Circuits, vol. 36, no. 3, pp.315-324, Mar. 2001   DOI   ScienceOn
7 P. Rombouts, J. De Maeyer, and L. Weyber, 'A 250-kHz 94-dB double-sampling ${\sigma}{\delta}$ modulation A/D converter with a modified noise transfer function,' IEEE Jour. Solid State Circuits, vol. 38, no. 10, pp.1657-1662, Oct. 2003   DOI   ScienceOn
8 M. S. Kappers, 'A 2.2-mW CMOS bandpass continuous-time multibit ${\delta}-{\sigma}$ ADC with 68dB of dynamic range and 1-MHz bandwidth for wireless applications,' IEEE Jour. Solid State Circuits, vol. 38, no. 7, pp.1098-1104, July 2003   DOI   ScienceOn
9 S. R. Northway, R. Schreier, and G. C. Temes, Delta-Sigma Data Converter-Theory, Design and Simulation. Piscataway, NJ: IEEE Press, 1996
10 M. R. Miller and C. S. Petrice, 'A multibit sigma-delta ADC for multimode receivers,' IEEE Jour. Solid State Circuits, vol. 38, no. 3, pp.475-482, Mar. 2003   DOI   ScienceOn
11 S. Yan and E. Sanchez-Sinencio, 'A continuous-time modulator with 88-dB dynamic range and 1.1MHz signal bandwidth,' IEEE Jour. Solid State Circuits, vol. 39, no. 1, pp.75-86, Jan. 2004   DOI   ScienceOn