A Five Mask CMOS LTPS Process With LDD and Only One Ion Implantation Step

  • Published : 2007.03.24

Abstract

We have developed a CMOS LTPS process which requires only five photolithographic masks and only one ion doping step. Drain/Source areas of NMOS TFTs were formed by PECVD deposition of a highly doped precursor layer while PMOS contact areas were defined by ion implantation. Single TFTs, inverters, ring oscillators and shift registers were fabricated. N and p-channel devices reached field effect mobilities of $173cm^2$/Vs and $47cm^2$/Vs, respectively.

Keywords

References

  1. D.-J. Kim, K.-L. Lee, C. Yoo, Journal of Information Display, vol.5, no.41-6. (2004) https://doi.org/10.1080/15980316.2004.9651939
  2. Y. Hirakata, M. Sakakura, S. Eguchi, Y. Shionoiri, S. Yamazaki, Soc. Inform. Display Dig. 1014-1017. (2004)
  3. K. Nakazawa, K. Tanaka, S. Suyama, K. Kato, and S. Kohda, Soc. Inform. Display Dig. 311-314. (1990)
  4. H. Baur, S. Jelting, N. Benson, N. Friihauf, Journal of the SID. 119-126. (2006)
  5. C. Prat, M. Stehle, D. Zahorski, Soc. Inform. Display Dig. 298-301. (1999)
  6. C.-W. Lin, C.-H. Tseng, T.-K. Chang, C.-W. Lin, W.-T. Wang, H.-C. Cheng, IEEE Electron Device Letters, Vol. 23 133-135 (2002) https://doi.org/10.1109/55.988815