Micro-factory Evaluation through Digital Assembly Simulation

디지털 조립 시뮬레이션에 의한 초소형 공작기계 평가

  • 최성일 (충남대학교 대학원) ;
  • 정영상 (한국기계연구원) ;
  • 무랄리 (충남대학교 BK21 메카트로닉스사업단) ;
  • 장석호 (충남대학교 BK21 메카트로닉스사업단) ;
  • 송준엽 (한국기계연구원) ;
  • 박상호 (충남대학교 BK21 메카트로닉스사업단)
  • Published : 2007.04.15

Abstract

In this paper, the digital model of the micro-factory has been established, inspected and evaluated by progress of assembly, manipulation and examination. The new paradigm of the system analysis is realized by digital simulation of the factory. The digital manufacturing system of the micro-factory was simulated through UML(Unified Modeling Language) with the object-oriented logical model analysis method and then the micro lens module assembly system was simulated with MST(Micro System Technology) Application Module.

Keywords

References

  1. Park, J. K., 2002, 'Technical Trends of Micro Factory,' Journal of the Korean Society of Precision Engineering, Vol. 19, No. 10, pp. 7-14
  2. Kang, J. H., 2002, 'Development of Microfactory System for Futu re Industry,' Journal of the Korean Society of Precision Engineering, Vol. 19, No. 10, pp. 15-22
  3. Lee, C. M., Lim, T. S., Jung, W. S. and Lee, D. W., 2002, 'Micro-Measurement and Machining Complexation,' Journal of the Kore an Society of Precision Engineering, Vol. 19, No. 10, pp. 31-36
  4. Hong, J. H., 2004, 'Technical Trends of Intelligent Microfactory for Next Generation,' Journal of the Research Institute of Industrial Technology, Vol.19, No. 1, pp. 39-51
  5. Shin, J. G., Woo, J. H. and Choi, Y. R., 2002, 'Production of Competitive Power by Digital Manufacturing,' Journal of the KSME, Vol. 43, No. 11, pp. 40-45
  6. Rendell, J., 2002, 'The Digital Factory Decade,' 3D PLM Network, Vol. 14
  7. Iwata, K., Onosato, M., Teranoto, K. and Osaki, S., 1997, 'Virtual Manufacturing Systems as Advanced Information Infrastructure for Integrating Manufacturing Resources and Activities,' Annals of the CIRP, Vol. 46, No. 01, pp. 335-338 https://doi.org/10.1016/S0007-8506(07)60837-3
  8. Jayaram, S. and Jayaram, U., 1999, 'VADE: A Virtual Assembly Design Environment,' IEEE Computer Graphics and Applications, Vol. 19, No. 6, pp. 44-50 https://doi.org/10.1109/38.799739