Journal of KIISE:Computer Systems and Theory (한국정보과학회논문지:시스템및이론)

Korean Institute of Information Scientists and Engineers (한국정보과학회)
권호 표지

A Low Power 3D Graphics Accelerator Considering Both Active and Standby Modes for Mobile Devices

모바일기기의 동작모드와 대기모드를 모두 고려한 저전력 3차원 그래픽 가속기

  • 김영식 (한국산업기술대학교 게임공학과)
  • Published : 2007.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposed the low power texture cache for mobile 3D graphics accelerators. It is very important to reduce the leakage power in the standby mode for mobile 3D graphics accelerators and the memory access latency of texture mapping in the active mode which needs a large memory bandwidth. The proposed structure reduces the leakage power using variable threshold values of power mode transitions according to the selected texture filtering algorithms of application programs, which has the run time gain for texture mapping. In the trace driven cache simulation the proposed structure shows the best 7% performance gain to the previous MSA cache according to the new performance metric considering both normalized leakage power and run time impact.

본 논문에서는 모바일 3D 그래픽 가속기의 저전력 텍스쳐 캐쉬 구조를 제안하였다. 모바일 3D 그래픽 가속기는 동작모드에서 대규모 메모리 접근이 필요한 텍스쳐 매핑의 메모리 지연시간을 감소하고 대기모드에서 누설 전력소비를 줄이는 것이 매우 중요하다. 제안하는 텍스쳐 캐쉬 구조는 응용 프로그램의 텍스쳐 필터링 알고리즘에 따라서 가변적인 전력 모드 전환 기준으로 동작하여 누설전력을 줄이고 동작시간의 이득을 얻는다. 제안한 구조의 성능 검증을 위하여 트레이스 기반 텍스쳐 캐쉬 시뮬레이션을 수행하여 누설전력과 수행시간을 모두 고려한 성능 척도에서 이전 연구인 MSA 캐쉬보다 최대 7%의 성능 이득을 얻었다.

Keywords

References

  1. J. Euh, J. Chittamuru, and W. Burleson, 'Power-aware 3D computer graphics rendering,' Journal of VLSI Signal Processing 39, pp. 15-33, 2005 https://doi.org/10.1023/B:VLSI.0000047269.03965.e9
  2. H. Igehy, M. Eldridge, and K. Proudfoot, 'Prefetching in a texture cache architecture,' In Proceedings of 1998 SIGGRAPH/Eurographics Workshop on Graphics Hardware, pp. 133-142, Aug. 1998
  3. Rakhmatov and S. Vrudhula, 'Battery Conscious Task Sequencing for Portable Devices Including Voltage/Clock Scaling,' DAC02
  4. W.C. Kwon and T Kim, 'Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors,' DAC03
  5. K. Flautner and D. Flynn, 'A combined hardware-software approach for low-power SoCs: applying adaptive voltage scaling and intelligent energy management software,' DesignCon 2003 System-on-Chip and ASIC Design Conference, 2003
  6. Intel, 'Trends and Challenges in High-Performance Microprocessor Design,' Electronics Design Process 2004, Key note speech. April 2004
  7. W. Zhang, et. al., 'Compiler-directed instruction cache leakage optimization,' MICRO'02, 2002
  8. N.S. Kim, K. Flautner, D. Blaauw, and T Mudge, 'Drowsy Instruction Caches: Leakage Power Reduction using Dynamic Voltage Scaling and Cache Sub-bank Prediction,' MICRO'02, 2002
  9. M.D. Powell, S.-H. Yang, B. Falsafi, K. Roy, and TN. Vijaykumar, 'Gated- Vdd: A circuit technique to reduce leakage in deep-submicron cache memories,' ISLPED, pp.90-95, 2000
  10. H. Makino, et. al., 'A low power SRAM using auto-back-gate-controlled MT-CMOS,' ISLPED, pp.293-298, 1998
  11. J.J. Li and Y.S. Hwang, 'Snug set associative caches: Reducing leakage power while improving performance,' ISLPED'05, pp.345-350, Aug. 2005
  12. T Akenine- Mller and J. Strm, 'Graphics for the Masses- A hardware rasterization architecture for mobile phones,' ACM Trans. on Graphics, pp. 801-808, July 2003
  13. S. Kaxiras, Z. Hu, and M. Martonosi, 'Cache decay: exploiting generational behavior to reduce cache leakage power
  14. Quake III game Engine, http://www.idsoftware.com/games/quake/quake3-arena
  15. MESA project, http://www.mesa3d.org/
  16. T. Akenine-Moller and E. Haines, Real-time rendering, second ed. A K Peters, Ltd. 2002
  17. C. Lee, M. Potkonjak, and W.H. Mangione-Smith. 'MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems,' 30th Annual Int. Symp, on Microarchitecture, 1997, pp. 330-335
  18. C.H. Kim and L.S. Kim, 'Adaptive selection of an index in a texture cache,' in Proc. Int. Conf, Computer Design, Oct. 2004, pp. 295-300